Cancelled

Title:

FINE PITCH PRINTED WIRING BOARDS, GLASS BASE WOVEN POLYIMIDE RESIN OR GLASS BASE WOVEN EPOXY RESIN BASE MATERIAL HIGH RELIABILITY,SPACE USE, DETAIL SPECIFICATION FOR

- Document number: JAXA-QTS-2140/B301L
- Cancellation date: 23 March 2022

JAXA JAPAN AEROSPACE EXPLORATION AGENCY

Registration No. 1225

JAXA-QTS-2140/B301L 31 October 2019

Superseding JAXA-QTS-2140/B301K Canceled 31 October 2019

FINE PITCH PRINTED WIRING BOARDS, GLASS BASE WOVEN POLYIMIDE RESIN OR GLASS BASE WOVEN EPOXY RESIN BASE MATERIAL, HIGH RELIABILITY, SPACE USE,

DETAIL SPECIFICATION FOR

Prepared and Established by OKI Circuit Technology Co., Ltd.

Issued by Japan Aerospace Exploration Agency

This document is the English version of JAXA QTS/ADS which was originally written and authorized in Japanese and carefully translated into English for international users. If any question arises as to the context or detailed description, it is strongly recommended to verify against the latest official Japanese version.

The release date of the English version of this specification: June 24, 2021

JAXA-QTS-2140/B301L 31 October 2019			J A X A Parts Specification	Page	- i -			
			Revision Log					
Rev.	Date	Description	Description					
Original	26 Jan. 2001	• NASDA-QT	۲S-2140/B301 as original					
A	25 Nov. 2004	 Changed fr Modified du Changed the second sec	ne registration number. Fom NASDA-QTS-2140/B301 to JAXA ue to the transition to ISO-9001 (2000 ne name of organization from NASDA ralification Coverage: Added Metal Fo coverage.)). A to JAXA.	ards under			
В	21 Nov. 2007		s 5.2 Marking on Package: Change m "Last three digits of the lot number nber".					
С	2 Aug. 2011	 Table 3 Qualification Coverage: Added IPC4101 to No. 1. Base materials applicable standard. Table 3 Qualification Coverage: Changed from "1.27mm from edge of the board" to "0.3mm from edge of the board" for general board of Pattern-prohibited area. 						
D	6 Sept. 2012	 Table 3 Qualification Coverage: Added "Type1: modified polyimide" to general purpose of qualification coverage. Table 4 Copper-Clad Laminate and Prepreg: Added standard, IPC4101. 						
E	1 Oct. 2012	Paragraph	 Cover sheet: Changed the name of the company. Paragraph 5.2 Marking on Package: Changed the name of the manufacturer in Example: production lot number, 					
F	1 April 2014		et: Changed the name of the company e description of native polyimide due t	-	f production.			
G	28 Aug. 2015	 Table 3 Qualification Coverage: Clarified the tolerance value for the qualification coverage of metal-foil printed wiring boards conductor width (105µm→105 ± 10µm) Paragraph 5.2 Marking on Package: d) Corrected an error on the description about production lot number. 						
Η	5 June 2017	 Changes associated with qualification coverage expansion Added Tables 3, 4, and 5 (later table numbers were moved up) Table 3: Changed board thickness of conventionally qualified range for B-1(GI) and B-2(GF) from 1.6mm to 1.8mm. Changed the number of layer of B-5, metal foil board (GI type) from 10 layer to 12 layer. Added the structures of B-3, B-4, and B -6 as newly qualified range. Added paragraph 4.5 Added Figures 4 to 6. Table 7: Reviewed performance list Added Tables 8 to 10 to clarify the items of qualification test and quality conformance inspection 						

JA		5-2140/B301L ober 2019	J A X A Parts Specification	Page	— ii —			
			Revision Log					
Rev.	Date	Description						
L	14 Nov. 2017	through B-6 • Table 3 Qualificat material, R1766 to • Tables 7 through	5 Qualification Coverage: Deleted sp ion Coverage: Added conventional m the table. 9: Added reference paragraph for sid aph 4.5 in associated with additional r	aterial E679 and no	ewly qualified			
K	27 April 2018	to align with the ter • Table 3 Qualificat 10-layer GF epoxy • Table 7, paragrap drawing and artwor • Paragraph 4.5.4.2 to "sideplating wall	 Table 2, paragraph B.3.8.3: Changed "Conductor resistance" to "Connection resistance" to align with the term in the general specification. Table 3 Qualification coverage: Changed the minimum drill diameter of general purpose 10-layer GF epoxy (R1766) from \$\phi0.30mm\$ to \$\phi0.20mm\$. Table 7, paragraph B.3.3.1 Modified "Drawings and artwork master" to "Manufacturing drawing and artwork master" to align with the general specification. Paragraph 4.5.4.2 Thermal stress: Changed the terms "plated-through hole barrel wall" to "sideplating wall", "plated-through hole" to "sideplating" to clarify the statement. Table 5, Figure 3: Unified the term, "metal foil" within the table and the figure. 					
L	31 Oct. 2019	 Table 8, Table 10: Added test coupon C1 for metal foil board (thick copper foil). Added Paragraph 4.5.5 Metal Foil Printed Wiring Boards and Figure 8 Test coupons C and C1 Moved Figures 4 through 7 to be placed under the appropriate paragraph. 						

JAXA-QTS-2140/B301L	JAXA	Daga	— iii —				
31 October 2019	Parts Specification	Page	- 111 -				
	Contents						
1. GENERAL			1				
•							
1.3 Ratings			2				
2. APPLICABLE DOCUMENTS	3		2				
-							
3.1 Qualification Coverage			2				
3.2 Materials			6				
	nate and Prepreg						
	OVISIONS						
-	spection						
4.4 Long Term Storage			12				
C	spections						
4.5.1 Plating Thickness a	and Others		12				
6							
-	ultilayer SVH Structure						
	Viring Boards						
	/ERY						
00							
5.2 Marking on Package							
6. NOTES			16				

JAXA-QTS-2140/B301I 31 October 2019	_ J A Parts Spe		Page	- 1 -			
FINE PITCH PRINTED WIRING BOARDS, GLASS BASE WOVEN POLYIMIDE RESIN OR GLASS BASE WOVEN EPOXY RESIN BASE MATERIAL, HIGH RELIABILITY, SPACE USE, DETAIL SPECIFICATION FOR							
1. GENERAL							
1.1 Scope							
for the fine pitch prin	This specification establishes the general requirements and quality assurance provisions for the fine pitch printed wiring boards which use glass base woven polyimide resin or glass base woven epoxy resin as a base material (hereinafter referred to as "printed wiring boards").						
1.2 Part Number							
•	he printed wiring board - QTS-2140 and as sho			agraph B.1.3,			
Example: JAXA(¹)			essing Nun	<u>**(</u> ²) nber of avers			
	,						
	Table 1 Part Number						
Item	Item JAXA-QTS-2140 Applicable paragraph Requirement						
Base material code	Base material codeB.1.3.1GF (glass base woven epoxy resin) GI (glass base woven polyimide resin)						
Processing code	B.1.3.2	II (double-sided	rinted wiring board printed wiring boa inted wiring board)	rd)			
Number of layers	B.1.3.3	The maximum r specified in Tab	number of layer is les 3 and 4.				

JAXA-QTS-2140/B301L	JAXA	Dama	0
31 October 2019	Parts Specification	Page	- 2 -

1.3 Ratings

Table 2. Ratings					
Test item	JAXA-QTS- 2140 Paragraph	Description			
Operating temperature	B.3.3.8	GF: -65°C to +125°C			
range		GI: -65°C to +170°C			
Connection resistance	B.3.8.3	Ri (m Ω) max. calculated from the next equation			
		$Ri = 2\rho \frac{l}{W \cdot t} (m\Omega)$			
		<i>p</i> = 1.72 X 10 ⁻² (mΩ· mm)			
		(Volume resistivity of copper at 20°C)			
		I = Distance between lands (mm)			
		w = Conductor width (mm)			
		t = Conductor thickness (mm)			
Through hole pull	B.3.9.1	1380N/cm ² as a minimum and calculated from the			
strength		next equation.			
		$L \ge 1380 \frac{\pi\{(d_2)^2 - (d_1)^2\}}{4}$			
		L = Pull strength (N)			
		d_1 = Hole diameter (cm)			
		d_2 = Land diameter (cm)			
Change in connection		Changes in connection resistance due to the			
resistance due to		temperature of conductor pattern is $Rx (m\Omega)$			
temperature		provided by the next equation.			
		Rx = Rc {1 + 0.00377(Tx-20)}			
		Rc = 1.72 X 10 ⁻² (mΩ· mm)			
		(Volume resistivity of copper at 20°C)(m Ω)			
		Tx = Temperature (°C)			

2. APPLICABLE DOCUMENTS

The applicable documents shall be in accordance with Paragraph B.2.1, Appendix B of JAXA-QTS-2140.

3. REQUIREMENTS

The requirements shall be in accordance with Paragraph B.3, Appendix B of JAXA-QTS-2140 and as follow.

3.1 Qualification Coverage

The qualification coverage shall be as shown in Tables 3 through 5, and Figures 1 through 3.

JAXA-QTS-2140/B301L 31 October 2019	J A X A Parts Specification	Page	- 3 -

Specification		General purpose 10-layer	General purpose 10-layer	General purpose 10-layer	General purpose 10-layer	
Base material		GF Epoxy	GI Polyimide	GF Epoxy	GI Polyimide	
			(E679)	(1671)	(R1766)	(1671)
Base materials	app	licable standard		IPC4101, JPCA	NASDA-SCL01	
Maximum		Through hole	10 layers	10 layers	10 layers	10 layers
number of laye	r	SVH/IVH	2 layers	2 layers	2 layers	2 layers
Maximum numl	ber o	of buildup	One	One	One	One
Maximum boar	d thi	ckness	1.6mm	1.6mm	1.8mm	1.8mm
Minimum drill		Through hole	Ф0.35mm	Ф0.35mm	Ф0.35mm	Ф0.35mm
diameter		SVH/IVH	Ф0.20mm	Ф0.20mm	Ф0.20mm	Ф0.20mm
Minimum platin	ng	Through hole	30µm	30µm	35µm	35µm
thickness		SVH/IVH	15µm	15µm	15µm	15µm
Conductor widt	th		0.13mm min.	0.13mm min.	0.13mm min.	0.13mm min.
Conductor space	cing		0.18mm min.	0.18mm min.	0.18mm min.	0.18mm min.
Pattern-prohibit of the board	ted a	area from edge	0.3mm min.	0.3mm min.	0.3mm min.	0.3mm min.
Solder resist in	ık		Equivalent to IPC-SM-840 class H			
	Annular ring on outer laver		-	-	2.0mm	2.0mm
Side- plating In			-	-	2 layers min. for 6-(or less) layer boards	
for reinforcement		-	-	4 layers min. fo layer l	or more than 6- poards	
Surface processing			Solder coating, electrolytic nickel gold plating (partial), electrolytic nickel gold plating (entire surface)			

Table 3. Qualification Coverage





JAXA-QTS-2140/B301L 31 October 2019 Pa		J A X A arts Specification	Page	- 4 -	
	Т	able 4.	Qualification Coverage		
Specification			Multilayer SVH 16 layers (8+8)		iyer IVH s (1+14+1)
Base r	naterial		GI Polyimide		lyimide
Base materials a	pplicable stan	dard	IPC4101,JPC	CA/NASDA-SCL01	
Massimum assume have a f	Through ho	le	16 layers	16 I	ayers
Maximum number of	Multilayer S	VH	8 layers		
layer	Multilayer I\	/H	2 layers	14	ayers
Maximum number of	buildup		Тwo	т	wo
Maximum board thick	iness		2.6mm	2.6	Smm
	Through hole		Ф0.35mm	Ф0.3	35mm
Minimum drill	SVH/IVH		Ф0.20mm	Ф0.2	20mm
diameter	Multilayer S	VH/IVH	Ф0.20mm	Ф0.2	20mm
	Through ho	le	30µm	30)µm
Minimum plating thickness	SVH/IVH		15µm	15	δµm
Inickness	Multilayer S	VH/IVH	35µm	35	δµm
Conductor width			0.13mm as a minimum	0.13mm as	s a minimum
Conductor spacing			0.18mm as a minimum	0.18mm as	s a minimum
Pattern-prohibited are board	ea from edge	of the	0.3mm as a minimum	0.3mm as	a minimum
Solder resist ink			Equivalent to IPC-SM-840 class H		Н
Annular ring on outer layer		2.0mm	2.0	mm	
Side- plating Inner	layer connecti	on for	2 layers as a minimum for 6 (or less) layer boards		
reinforcement		4 layers as a minimum for more than 6-layer boards			
Surface processing		1, Solder coating, 2, electrolytic nickel gold plating (partial), 3, electrolytic nickel gold plating (entire surface)			
Multilavor SV/LI (8+8)			Multilaver IVH (1+1/+1)	



Specification10 layers (5+5) (conventional)12 layerBase material applicable standardGI PolyimideGIBase materials applicable standardIPC4101, JFMaximumThrough hole10 layers1number ofMultilayer SVH5 layers0layerMultilayer IVH2 layers0Maximum number of buildupTwo0Maximum board thickness2.5mm0Conductor thickness105µm ± 10µm105µMinimum drill diameterThrough hole $0.70mm$ Φ MinimumThrough hole $0.20mm$ Φ MinimumThrough hole $63µm$ 0platingSVH/IVH15µm0Conductor width0.15mm min.0.1Conductor spacing0.18mm min.0.1Pattern-prohibited area from edge of the board0.3mm min.0.3Solder resist inkEquivalent toPlating on sideInner layer connection for reinforcement-2 layeSurface processing1.Solder coating, 2.Electrolytic nickel1.Sold	Pag	ge	- 5 -
Specification 10 layers (5+5) (conventional) 12 layer Base materials applicable standard GI Polyimide GI Maximum Through hole 10 layers 1 number of layer Multilayer SVH 5 layers 0 Maximum number of buildup Two 1 0 Maximum board thickness 2.5mm 1 Conductor thickness 105µm ± 10µm 105µ Minimum drill diameter Through hole 40.70mm 40 Minimum drill diameter Through hole 60.70mm 40 Multilayer SVH/IVH 40.20mm 40 40 Multilayer SVH/IVH 15µm 40 40 Conductor width 0.15mm min. 0.1 40 Conductor spacing 0.18mm min. 0.1 40 Pattern-prohibited area from edge of the board 0.3mm min. 0.3 0.3 Solder resit ink Equivalent to	e		
Base materials applicable standard IPC4101, JF Maximum Through hole 10 layers 1 number of Multilayer SVH 5 layers 2 Maximum number of buildup Two 2 2 Maximum board thickness 2.5mm 2 Conductor thickness 105µm ± 10µm 105µ Minimum drill diameter Through hole Φ0.70mm Φ Minimum drill diameter Through hole 63µm 0 Minimum drill diameter SVH/IVH Φ0.20mm Φ Muttilayer SVH/IVH Φ0.20mm Φ Minimum drill diameter SVH/IVH Φ0.20mm Φ Multilayer SVH/IVH Φ0.20mm Φ 0.10 Multilayer SVH/IVH Φ0.20mm Φ 0.11 Conductor width 0.15mm min. 0.11 Conductor spacing 0.18mm min. 0.11 Pattern-prohibited area from edge of the board 0.3mm min. 0.3 Solder resist ink Equivalent to 2 Plating Annular ring on outer layer - 2 Surface processing <td>tal foil ers (6+6)</td> <td></td> <td>Metal foil yers (1+10+1)</td>	tal foil ers (6+6)		Metal foil yers (1+10+1)
Maximum number of layer Through hole 10 layers 1 Multilayer SVH 5 layers 0 Maximum number of buildup Two 1 Maximum board thickness 2.5mm 2 Conductor thickness 105µm ± 10µm 105µ Minimum drill diameter Through hole Ф0.70mm Ф Minimum drill diameter Through hole 0.20mm Ф Minimum drill diameter Through hole 63µm 0 Minimum drill diameter SVH/IVH Ф0.20mm Ф Muttilayer SVH/IVH 0.15µm 0.15µm 0.11 Conductor width 0.15mm min. 0.1 0.1 Conductor spacing 0.18mm min. 0.1 0.1 Pattern-prohibited area from edge of the board 0.3mm min. 0.3 Solder resist ink Equivalent to 2 1.03 Plating Annular ring on outer layer - 2 2 Surface Inner layer connection for reinforcement - 2 1.Solder coating, 2.Electrolytic nickel gold plating (partial) plating Metal foil 12 layers (6+6)	olyimide	GI	Polyimide
number of layer Multilayer SVH 5 layers 6 Maximum number of buildup Two 1000000000000000000000000000000000000	A/NASDA-S	SCL01	-
layer Multilayer IVH 2 layers 2 Maximum number of buildup Two Maximum board thickness 2.5mm Conductor thickness 105µm ± 10µm 105µ Minimum drill Through hole Φ0.70mm Φ Minimum drill Through hole Φ0.20mm Φ Minimum drill Through hole 63µm Φ Multilayer SVH/IVH Φ0.20mm Φ Minimum Through hole 63µm Φ plating SVH/IVH 15µm Φ Conductor width 0.15mm min. 0.1 Conductor spacing 0.18mm min. 0.1 Pattern-prohibited area from edge of the board 0.3mm min. 0.3 Solder resist ink Equivalent to Plating Annular ring on outer layer - on side Inner layer connection for reinforcement - 4 laye Surface processing 1.Solder coating, 2.Electrolytic nickel gold plating (partial) plating Metal foil 12 layers (6+6) Metal foil 12 layers Jate foil 12 layer	layers		12 layers
Maximum number of buildup Two Maximum board thickness 2.5mm Conductor thickness 105µm ± 10µm 105µ Minimum drill Through hole Φ0.70mm Φ Minimum drill Through hole Φ0.20mm Φ Minimum drill Through hole 63µm Φ Minimum plating Through hole 63µm Φ Multilayer SVH/IVH 15µm Φ 0.15mm min. 0.1 Conductor width 0.15mm min. 0.1 0.1 0.1 0.1 Conductor spacing 0.18mm min. 0.1 0.3 0.3 0.3 Solder resist ink Equivalent to 0.3 0.3 0.3 Plating on side Annular ring on outer layer - - 1.Solder coating, 1.Sold Surface processing 2.Electrolytic nickel gold plating (partial) plating 1.Solder coating, 1.Solder foil 12 layer Metal foil 12 layers (6+6) Metal foil 12 layer Side plating Metal foil 12 layer	ayers		
Maximum number of buildup Two Maximum board thickness 2.5mm Conductor thickness 105µm ± 10µm 105µ Minimum drill Through hole Φ0.70mm Φ SVH/IVH Φ0.20mm Φ Φ Minimum drill SVH/IVH Φ0.20mm Φ Minimum plating Through hole 63µm Φ Joing SVH/IVH 15µm Φ Conductor width 0.15mm min. 0.1 Conductor spacing 0.18mm min. 0.1 Conductor spacing 0.18mm min. 0.3 Solder resist ink Equivalent to Plating Annular ring on outer layer - on side Inner layer connection for - 2 laye surface processing 1.Solder coating, 1.Solder coating, 1.Solder coating, Surface processing Metal foil 12 layers (6+6) Metal foil 12 layers (6+6) Metal foil 12 layers incl. solder	layers		10 layers
Maximum board thickness 2.5mm Conductor thickness 105µm ± 10µm 105µ Minimum drill Through hole Φ0.70mm Φ SVH/IVH Φ0.20mm Φ Minimum drill Through hole 63µm plating SVH/IVH 40.20mm Φ Minimum plating Through hole 63µm plating SVH/IVH 15µm 0.15mm min. Conductor width 0.15mm min. 0.1 Conductor spacing 0.18mm min. 0.1 Conductor spacing 0.18mm min. 0.3 Solder resist ink Equivalent to Plating Annular ring on outer layer - on side Inner layer connection for - 2 laye surface Inner layer connection for - 2 laye Surface processing 2.Electrolytic nickel plating Metal foil 12 layers (6+6) Metal foil 12 layer Image Metal foil 12 layers (6+6) Metal foil 12 layer Image	Гwo		Two
Conductor thickness 105µm ± 10µm 105µ Minimum drill Through hole Φ0.70mm Φ SVH/IVH Φ0.20mm Φ Minimum Through hole 63µm Φ plating SVH/IVH Φ0.20mm Φ Minimum Through hole 63µm Φ plating SVH/IVH 15µm Φ thickness Multilayer SVH/IVH 15µm 0.1 Conductor width 0.15mm min. 0.1 Conductor spacing 0.18mm min. 0.1 Pattern-prohibited area from edge of the board 0.3mm min. 0.3 Solder resist ink Equivalent to 0.3 Plating on side surface Annular ring on outer layer - Inner layer connection for reinforcement - 2 laye Surface processing 1.Solder coating, 2.Electrolytic nickel gold plating (partial) 1.Solder Metal foil 12 layers (6+6) Metal foil 12 layer Metal foil 12 layer	4mm		3.4mm
Minimum drill diameter Through hole Φ 0.70mm Φ Minimum plating thickness Through hole Φ 0.20mm Φ Multilayer SVH/IVH Φ 0.20mm Φ Minimum plating Through hole 63μ m SVH/IVH 15μ m Φ Multilayer SVH/IVH 15μ m Φ Conductor width 0.15mm min. 0.1 Conductor spacing $0.18mm$ min. 0.1 Pattern-prohibited area from edge of the board $0.3mm$ min. 0.3 Solder resist ink Equivalent to Plating on side Annular ring on outer layer - Inner layer connection for surface - 2 laye Surface processing 1.Solder coating, 2.Electrolytic nickel gold plating (partial) 1.Sold Metal foil 12 layers (6+6) Metal foil 12 layer Metal foil 12 layer Metal foil 12 layers (6+6) Side plating Metal foil 12 layer	n ± 10µm	105	6μm ± 10μm
Minimum drill diameter SVH/IVH Φ0.20mm Φ Minimum plating Through hole 63µm Φ Minimum plating SVH/IVH 15µm Φ Multilayer SVH/IVH 15µm 0.15mm min. 0.11 Conductor width 0.15mm min. 0.11 Conductor spacing 0.18mm min. 0.11 Pattern-prohibited area from edge of the board 0.3mm min. 0.3 Solder resist ink Equivalent to Plating on side Annular ring on outer layer - Inner layer connection for surface - 2 laye Surface processing 1.Solder coating, 2.Electrolytic nickel gold plating (partial) 1.Sold Metal foil 12 layers (6+6) Metal foil 12 layer Metal foil 12 layer	35mm		Þ0.35mm
diameter Multilayer SVH/IVH Φ0.20mm Φ Minimum Through hole 63µm 0 plating SVH/IVH 15µm 0 thickness Multilayer SVH/IVH 15µm 0.15mm min. 0.17 Conductor width 0.15mm min. 0.17 0.18mm min. 0.17 Pattern-prohibited area from edge of the board 0.3mm min. 0.3 0.3 Solder resist ink Equivalent to 0.3 Plating Annular ring on outer layer - 0 on side Inner layer connection for surface - 2 laye Surface processing 1.Solder coating, 2.Electrolytic nickel gold plating (partial) 1.Sold Metal foil 12 layers (6+6) Metal foil 12 layers (6+6) Metal foil 12 layers (6+6)	20mm	-	Þ0.20mm
Minimum plating Through hole 63µm plating SVH/IVH 15µm thickness Multilayer SVH/IVH 15µm Conductor width 0.15mm min. 0.1 Conductor spacing 0.18mm min. 0.1 Pattern-prohibited area from edge of the board 0.3mm min. 0.3 Solder resist ink Equivalent to Plating on side Annular ring on outer layer - Inner layer connection for surface - 2 laye Surface Inner layer connection for surface - 4 laye Surface processing 1.Solder coating, 2.Electrolytic nickel gold plating (partial) plating plating Metal foil 12 layers (6+6) Metal foil 12 layer - - Metal foil 12 layers (6+6) Metal foil 12 layer - - Metal foil 12 layers (6+6) Side plating - - - Metal foil 12 layers (6+6) Side plating - - - - - Metal foil 12 layers (6+6) - - - - - - - - - - - - <td>20mm</td> <td></td> <td>Þ0.20mm</td>	20mm		Þ0.20mm
plating SVH/IVH 15µm thickness Multilayer SVH/IVH 15µm Conductor width 0.15mm min. 0.1 Conductor spacing 0.18mm min. 0.1 Pattern-prohibited area from edge of 0.3mm min. 0.3 Pattern-prohibited area from edge of 0.3mm min. 0.3 Solder resist ink Equivalent to Plating Annular ring on outer layer - on side Inner layer connection for - surface reinforcement - Surface processing 1.Solder coating, 1.Sold Surface processing 0.18 Metal foil 12 layers (6+6) Metal foil 12 laye	5µm		35µm
thickness Multilayer SVH/IVH 15µm Conductor width 0.15mm min. 0.1 Conductor spacing 0.18mm min. 0.1 Pattern-prohibited area from edge of the board 0.3mm min. 0.3 Solder resist ink Equivalent to Plating on side Annular ring on outer layer reinforcement - 2 laye Surface Inner layer connection for reinforcement - 4 laye Surface processing 1.Solder coating, 2.Electrolytic nickel gold plating (partial) 1.Sold Metal foil 12 layers (6+6) Metal foil 12 layers incl. solder Metal foil 12 layers incl. solder	5μm		15µm
Conductor width 0.15mm min. 0.11 Conductor spacing 0.18mm min. 0.11 Pattern-prohibited area from edge of the board 0.3mm min. 0.3 Solder resist ink Equivalent to Plating on side Annular ring on outer layer - on side Inner layer connection for reinforcement - 2 laye Surface processing 1.Solder coating, 2.Electrolytic nickel gold plating (partial) plating Metal foil 12 layers (6+6)	5μm		35µm
Conductor spacing 0.18mm min. 0.18mm min. Pattern-prohibited area from edge of the board 0.3mm min. 0.3 Solder resist ink Equivalent to Plating on side Annular ring on outer layer - on side Inner layer connection for reinforcement - 2 laye Surface reinforcement - 4 laye Surface processing 1.Solder coating, 2.Electrolytic nickel gold plating (partial) plating plating Metal foil 12 layers (6+6) Metal foil 12 layers (6+6) Metal foil 12 layers (6+6)	nm min.	0 1	15mm min.
Pattern-prohibited area from edge of the board 0.3mm min. 0.3 Solder resist ink Equivalent to Plating on side Annular ring on outer layer - Inner layer connection for surface - 2 laye Surface processing 1.Solder coating, 2.Electrolytic nickel gold plating (partial) 1.Sold Metal foil 12 layers (6+6) Metal foil 12 layers Metal foil 12 layers	nm min.		18mm min.
Solder resist ink Equivalent to Plating on side surface Annular ring on outer layer Inner layer connection for reinforcement - 2 layer Surface reinforcement - 4 laye Surface processing 1.Solder coating, 2.Electrolytic nickel gold plating (partial) 1.Sold plating Metal foil 12 layers (6+6) Metal foil 12 layers Metal foil 12 layers Metal foil 12 layers (6+6) Side plating Image: Side plating	nm min.		3mm min.
Plating on side surface Annular ring on outer layer - 2 laye surface Inner layer connection for reinforcement - 4 laye Surface processing 1.Solder coating, 2.Electrolytic nickel gold plating (partial) 1.Sold plating Metal foil 12 layers (6+6) Metal foil 12 layers Metal foil 12 layers Metal foil 12 layers (6+6) Metal foil 12 layers	Equivalent to IPC-SM-840 class H		
on side surface Inner layer connection for reinforcement - 4 laye 1.Solder coating, 2.Electrolytic nickel gold plating (partial) plating Metal foil 12 layers (6+6) Metal foil 12 layer Side plating Board thickness incl. solder			
surface reinforcement - 4 laye Surface processing 1.Sold Surface processing 2.Electrolytic nickel gold plating (partial) plating Metal foil 12 layers (6+6) Metal foil 12 layer Side plating 12 layers (6+6) Metal foil 12 layer Side plating 12 layers (6+6) Metal foil 12 layer Side plating 12 layers (6+6) Metal foil 12 layer		(or less) layer boards	
Surface processing 1.Solder coating, 2.Electrolytic nickel gold plating (partial) plating Metal foil 12 layers (6+6) Metal foil 12 layers (6+6) Side plating Board thickness incl. solder			
Side plating Board thickness incl. solder	ic nickel plating (partial), 3.Electrolytic nickel g		ytic nickel gol
Through hole (SVH) Through hole Circuit (INCL. marking) (IVH)	s (1+10+1)	Boa incl.	plating and thickness solder resist

Base materials glass woven and resin)

Figure 3. Cross Sectional View of Metal Foil Printed Wiring Boards

JAXA-QTS-2140/B301L	JAXA	Dama	6
31 October 2019	Parts Specification	Page	- 6 -

3.2 Materials

The materials shall be in accordance with Paragraph B.3.2, Appendix B of JAXA-QTS-2140 and as follows.

3.2.1 Copper-Clad Laminate and Prepreg

The copper-clad laminates and prepregs used for the printed wiring boards shall be in accordance with the applicable standards (IPC-4101 or JPCA/NASDA-SCL01) and specified in Table 6.

Base material	Copper-clad laminate	Prepreg	Notes
GF	• IPC4101 • JPCA/NASDA-SCL01 (Space use 2140GF1) (Space use 2140GF2)	• IPC4101 • JPCA/NASDA-SCL01 (Space use 2140GF3)	 The minimum board thickness for copper-clad laminate shall be 1mm (nominal) as a minimum. The minimum copper foil thickness of the outermost layer
GI	• IPC4101 • JPCA/NASDA-SCL01 (Space use 2140GI1) (Space use 2140GI2)	• IPC4101 • JPCA/NASDA-SCL01 (Space use 2140GI3)	 shall be 18µm (nominal) as a minimum, and for printed wiring boards with SVH, it shall be 9µm (nominal) as a minimum. 3) The minimum copper foil thickness for the inner layer shall be 35µm (nominal) as a minimum. For printed wiring boards with SVH or IVH, the copper foil thickness shall be 18µm (nominal) as a minimum.

Table 6. Copper-Clad Laminate and Prepreg

GF1: Single-sided material, double-sided material GF2: Multilayer material GF3: Prepreg GI 1: Single-sided material, double-sided material GI 2: Multilayer material GI 3: Prepreg

3.3 Performance

The performance shall be shown in Table 7.

JAXA-QTS-2140/B301L		XA	Page	-7-		
31 October 2019	Parts Sp	ecification	Fage	-7-		
	Table 7. Perfo	ormances (1/3)				
Item	Requirements of JAXA- QTS-2140		Requirements			
Materials	B.3.2	As specified in Ap	pendix B of JAXA-	QTS-2140.		
Metal-clad laminate and prepreg	B.3.2.1	In accordance with	n IPC-4101			
Solder coating	B.3.2.2	Tin content: 50% t	o 70%			
Solder resist	B.3.2.3	IPC-SM-840 Class	s H or equivalent			
Marking ink	B.3.2.4	Epoxy ink				
Plating	B.3.2.5	-				
(1) Electroless copper plating	B.3.2.5.1	Create copper und electrolytic copper		ion for		
(2) Electrolytic copper plating	B.3.2.5.2	Minimum purity: 99	9.9%			
(3) Electrolytic gold plating	B.3.2.5.3	Minimum purity: 99	9.7%, hardness: 9′	1 ≦Hk ≦129		
(4) Electrolytic nickel plating	B.3.2.5.4	SAE-AMS-QQ-N-290 or equivalent: low stress				
Design and construction	B.3.3	-				
Manufacturing drawings and artwork master	B.3.3.1	As specified in Appendix B of JAXA-QTS-2140				
Interlayer connection	B.3.3.3	As specified in Appendix B of JAXA-QTS-2140				
Conductor width	B.3.3.4	As specified in Ap	pendix B of JAXA-	QTS-2140		
Conductor spacing	B.3.3.5	As specified in Ap	pendix B of JAXA-	QTS-2140		
Land diameter	B.3.3.6	As specified in Ap	pendix B of JAXA-	QTS-2140		
Plating thickness and others	B.3.3.7	-				
(1) Electroless copper plating	-		electrolytic copper	plating)		
(2) Electrolytic copper plating ⁽¹⁾		 the next process (electrolytic copper plating) Through hole: 30μm (conventional general purpose; E679, I671) Through hole: 63μm (conventional metal foil; I671) Through hole: 35μm (general purpose; R1766, I671)) Through hole: 30μm (multilayer/ SVH) Through hole: 35μm (metal foil) IVH and SVH: 15μm as a minimum Multilayer IVH/Multilayer SVH: 35μm as a minimur Sideplating thickness: 30μm 				
(3) Electrolytic gold plating	-	1.3 to 4.0µm				
(4) Electrolytic nickel plating		5µm as a minimun	n			
(5) Solder coating		As specified in Ap	pendix B of JAXA-	QTS-2140		
Operating temperature range	B.3.3.8	As specified in Ap	pendix B of JAXA-	QTS-2140		
Externals, dimensions, marking and others	B.3.4	_				
a) Conductive pattern	B.3.4.1.1 a)	As specified in Ap	pendix B of JAXA-	QTS-2140		
b) Conductor	B.3.4.1.1 b)	As specified in Ap	pendix B of JAXA-	QTS-2140		

JAXA-QTS-2140/B301L	JAXA	Dawa	0	
31 October 2019	Parts Specification	Page	- 8 -	

Table 7.Performances (2/3)

	able 7. Perto	ormances (2/3)
Item	Requirements of JAXA-QTS- 2140	Requirements
c) Annular ring	B.3.4.1.1 c)	Through hole: 0.05mm as a minimum
·	D.0.4.1.1 C)	Non-through hole: 0.38mm as a minimum
d) Dielectric layer between conductor layers	B.3.4.1.1 d)	As specified in Appendix B of JAXA-QTS-2140
e) Electrolytic solder plating and solder coating	B.3.4.1.1 e)	The electrolytic solder plating shall be uniform, free of pinholes or pits, and completely cover conductive patterns. This provision shall not apply to vertical conductor edges.
f) Edges of printed wiring board	B.3.4.1.1 f)	As specified in Appendix B of JAXA-QTS-2140.
g) Surface of printed wiring board	B.3.4.1.1 g)	As specified in Appendix B of JAXA-QTS-2140.
h) Solder resist	B.3.4.1.1 h)	As specified in Appendix B of JAXA-QTS-2140.
Dimensions	B.3.4.2	As specified in Appendix B of JAXA-QTS-2140.
Marking	B.3.4.3	As specified in Appendix B of JAXA-QTS-2140.
Marking on split board	B.3.4.3.1	As specified in Appendix B of JAXA-QTS-2140.
Workmanship	B.3.5	As specified in Appendix B of JAXA-QTS-2140.
Repair	B.3.5.2	As specified in Appendix B of JAXA-QTS-2140.
Bow and twist	B.3.5.1	0.8% as a maximum
Through holes	B.3.4.4	As specified in Appendix B of JAXA-QTS-2140.
a) Voids	B.3.4.4. a)	As specified in Appendix B of JAXA-QTS-2140.
b) Conductive interface	B 3.4.4. b)	As specified in Appendix B of JAXA-QTS-2140.
c) Layer-to-layer misregistration	B 3.4.4. c)	As specified in Appendix B of JAXA-QTS-2140.
d) Dielectric layer thickness	B 3.4.4. d)	0.08mm as a minimum
e) Plating thickness	B 3.4.4. e)	As specified in Appendix B of JAXA-QTS-2140.
f) Annular ring	B 3.4.4. f)	As specified in Appendix B of JAXA-QTS-2140.
g) Resin filling of multilayer IVH and multilayer SVH	_	90% as a minimum.
h) Resin recession for the plating of multilayer SVH resin-filled part	_	Depth: 0.08mm as a maximum.
Plating adhesion and overhang	B.3.6	As specified in Appendix B of JAXA-QTS-2140.
Dielectric withstanding voltage	B.3.8.1	As specified in Appendix B of JAXA-QTS-2140.
Circuitry (continuity, circuit shorts)	B.3.8.2	As specified in Appendix B of JAXA-QTS-2140.
Thermal shock	B.3.10.1	Resistance change rate after 1000 cycles: withiin10%
Moisture and insulation resistance	B.3.10.2	As specified in Appendix B of JAXA-QTS-2140.
Terminal pull strength	B.3.9.1	1380N/cm ² as a minimum
Solderability	B.3.9.2	-
a) Hole solderability	B.3.9.2 a)	As specified in Appendix B of JAXA-QTS-2140.
b) Surface solderability	B.3.9.2 b)	As specified in Appendix B of JAXA-QTS-2140.

JAXA-QTS-2140/B301L 31 October 2019	J A X A Parts Specification	Page	- 9 -
	r and opcompation		

Item	Requirements of JAXA-QTS-	Requirements				
Nom	2140	Troquiromonio				
Hot oil resistance	B.3.10.3	Room temperature $\leftarrow \rightarrow 260^{\circ}$ C, resistance change rate after 10 cycles: withiin10%				
Connection resistance	B.3.8.3	As specified in Appendix B of JAXA-QTS-2140.				
Thermal stress	B.3.10.4	-				
a) External view	B.3.10.4 a)	As specified in Appendix B of JAXA-QTS-2140.				
b) Copper foil	B.3.10.4 b)	As specified in Appendix B of JAXA-QTS-2140.				
c) Laminate void	B.3.10.4 c)	As specified in Appendix B of JAXA-QTS-2140.				
Radiation hardness	B.3.10.5	Insulation resistance after irradiation: 500M Ω as a minimum				
Cleanliness	B.3.7	Resistance of extracts: 2 x $10^6 \Omega$ cm				
Solder resist thickness	B.3.4.5	17.5µm as a minimum (at the center of conductor)				

Table 7.Performances (3/3)

Note ⁽¹⁾: For the qualification coverage of any products manufactured per the revision G or before of this detail specification, "conventional" specification shall be referred.

4. QUALITY ASSURANCE PROVISIONS

The quality assurance provisions shall be in accordance with Paragraph B.4, Appendix B of JAXA-QTS-2140 and as follows.

4.1 In-Process Inspection

The In-process inspection shall be in accordance with Paragraph B.4.1, Appendix B of JAXA-QTS-2140.

4.2 Qualification Test

The qualification test shall be in accordance with Paragraph B.4.2, Appendix B of JAXA-QTS-2140.

		Test			Accept/reject cr		iteria		
			Requirement	Paguiromont	Doguiromont	Test method	Sample	(1)	Sample
Group	Order	Test item	paragraph	paragraph	Production printed wiring boards	Test coupon (2)	size/accept number		
	1	Design and construction	B.3.3	B.4.4.2		A, B, C,			
I	2	Externals, dimensions, marking and others Externals and construction Dimensions Marking	B.3.4.1 B.3.4.2 B.3.4.3	B.4.4.2.1	No. 1 to No. 6	D, E, F, G, H, K, L, D2, G2, K2, L2 and			
	3	Workmanship ⁽³⁾	B.3.5	B.4.4.3		O ^{(4) (8)}	100%(0)		
11	1	Plating adhesion and overhang	B.3.6	B.4.4.4	No. 1 to No. 6	C and C1	100%(0)		
	2	Bow and twist	B.3.5.1	B.4.4.3.1		N/A			
	1	Through holes	B.3.4.4	B.4.4.2.2	No. 1	A, F, K and K2			
	2	Terminal pull strength	B.3.9.1	B.4.4.7.1		F			
	3	Solder resist thickness	B.3.4.5	B.4.4.2.3		J			

 Table 8.
 Qualification Test (1/2)

JAXA-QTS-2140/B301L	JAXA	5	10
31 October 2019	Parts Specification	Page	– 10 –

	Test				Accept/reject criteria		iteria
			Requirement	Test method	Sample		Sample size
Group	Order	Test item	paragraph	pr		Test coupon (2)	/accept number
	1	Connection resistance	B.3.8.3	B.4.4.6.3		D and	
IV	2	Hot oil resistance	B.3.10.3	B.4.4.8.3	No. 2	D and D2	
	3	Connection resistance	B.3.8.3	B.4.4.6.3		02	
	1	Circuitry	B.3.8.2	B.4.4.6.2		E, G and G2 ⁽⁵⁾	100%(0)
	2	Connection resistance	B.3.8.3	B.4.4.6.3	No. 3		
V	3	Thermal shock (I)	B.3.10.1.1	B.4.4.8.1 a)			
	4	Circuitry	B.3.8.2	B.4.4.6.2			
	5	Connection resistance	B.3.8.3	B.4.4.6.3			
VI	1	Humidity and insulation resistance	B.3.10.2	B.4.4.8.2	No. 4	E	
VI	2	Dielectric withstanding voltage	B.3.8.1	B.4.4.6.1	NO. 4		
VII	1	Thermal stress	B.3.10.4	B.4.4.8.4	No. 5	A, B, L2, and O ⁽⁸⁾	
VII	2	Solderability	B.3.9.2	B.4.4.7.2	110. 5	B and H ⁽⁶⁾	
VIII	1	Radiation hardness	B.3.10.5	B.4.4.8.5	No.6	N/A	
-	1	Materials	B.3.2	N/A	(7)		N/A

Table 8. Qualification Test (2/2)

Notes:

⁽¹⁾ The number of test coupons submitted for Group I tests shall be a summation of the test coupons for Group II through VIII tests. For Group II through VIII tests, one test coupon shall be provided for each coupon type specified above. In order to qualify split boards, split board specimens shall be submitted as the production samples.

⁽²⁾ Test coupons and sample product shall be fabricated simultaneously. For Group III through VIII tests, each test coupon shall be manufactured on the same work board as the production printed wiring boards which shall be subjected to the same group test.

⁽³⁾ Bow and twist (paragraph B.3.5.1) of the samples shall be tested during the second test of Group II tests.

⁽⁴⁾ Group I test shall be performed on the test coupons which are to be provided for Group II through VIII tests. When a test coupon has failed to pass the marking test, the coupon may be replaced with a non-defective one.

⁽⁵⁾ Under the circuitry test, the test coupons G and G2 shall be subjected to the continuity test and test coupon E shall be subjected to circuit shorts test.

⁽⁶⁾ The test coupons B and H shall be subjected to the tests for hole solderability and surface solderability, respectively. The coupon B for the hole solderability test shall be the coupon which has been subjected to the thermal stress test.

⁽⁷⁾ Data to certify compliance with design specifications shall be submitted.

⁽⁸⁾ The test coupon O shall be tested when the sideplating is required.

JAXA-QTS-2140/B301L	JAXA	Daga	- 11 -
31 October 2019	Parts Specification	Page	- 11 -

4.3 Quality Conformance Inspection

The quality conformance inspection shall be in accordance with Paragraph B.4.3, Appendix B of JAXA-QTS-2140.

Table 9.	Quality Conformance	Inspection	(Group A)
----------	---------------------	------------	-----------

		Inspection			Ac	cept/reject cr	iteria
						nple	liona
Group	Order	Inspection item	Requirement paragraph	Test method paragraph	Production printed wiring boards	Test coupon ⁽¹⁾	Sample size /accept number
I	1	Externals, dimensions, marking and others Externals and construction Dimensions Marking	B.3.4.1 B.3.4.2 B.3.4.3	B.4.4.2.1	100%	N/A	
	2	Workmanship ⁽²⁾	B.3.5	B.4.4.3			
II	1	Bow and twist	B.3.5.1	B.4.4.3.1	100%	N/A	100%(0)
	1	Circuitry	B.3.8.2	B.4.4.6.2	100%	N/A	
IV	1	Thermal stress	B.3.10.4	B.4.4.8.4	N/A	A, F, K and K2 (A, B, F) ⁽³⁾⁽⁴⁾ and O ⁽⁶⁾	
IV	2	Through holes Conductive interface Plating thickness	B.3.4.4 b) e)	B.4.4.2.2 a) and d) c)	N/A	A, B, L and L2 (A, B and F) ⁽³⁾⁽⁴⁾	
V	1	Solderability	B.3.9.2	B.4.4.7.2	N/A	B and H (A and D) ⁽⁵⁾	

Notes:

⁽¹⁾ A letter inside the parentheses shows the test coupon for a single-sided or double-sided printed wiring board, and a letter outside the parentheses shows the test coupon for a multilayer printed wiring board.

⁽²⁾ Bow and twist (paragraph B.3.5.1) of the samples shall be tested during the first test of Group II tests.

- ⁽³⁾ For a multilayer printed wiring board, test coupon A shall be inspected when the corresponding product is provided with small via holes. Test coupons K, L, K2 and L2 shall be inspected when the corresponding products have IVH or SVH.
- ⁽⁴⁾ For a single-sided or double-sided printed wiring board, test coupon F shall be inspected, only when the corresponding product is provided with small via holes.
- ⁽⁵⁾ Test coupons A and B shall be subjected to the test for hole solderability, and coupons D and H shall be subjected to the test for surface solderability.

⁽⁶⁾ The test coupon O shall be tested when the sideplating is required.

		Inspection			Accept/reject criteria	
Group	Order	Inspection item	Requirement paragraph	Test method paragraph	Test coupon	Sample size /accept number
I	1	Plating adhesion and overhang	B.3.6	B.4.4.4	C and C1	
	1	Terminal pull strength	B.3.9.1	B.4.4.7.1	F	
П	2	Connection resistance	B.3.8.3	B.4.4.6.3	D	100%(0)
11	3	Hot oil resistance	B.3.10.3	B.4.4.8.3		
	4	Connection resistance	B.3.8.3	B.4.4.6.3		
	1	Circuitry	B.3.8.2	B.4.4.6.2		
	2	Connection resistance	B.3.8.3	B.4.4.6.3		
III	3	Thermal shock (II)	B.3.10.1.2	B.4.4.8.1 b)	E, G and G2 ⁽¹⁾	
	4	Circuitry	B.3.8.2	B.4.4.6.2	G2(''	
	5	Connection resistance	B.3.8.3	B.4.4.6.3	1	
IV	1	Humidity and insulation resistance	B.3.10.2	B.4.4.8.2		
IV	2	Dielectric withstanding voltage	B.3.8.1	B.4.4.6.1	E	

Table 10. Quality Conformance Inspection (Group B)

Note: ⁽¹⁾ Under the circuitry test, the test coupons G and G2 shall be used for the continuity test and the test coupon E shall be used for circuit shorts test.

4.4 Long Term Storage

The long-term storage shall not be applicable.

4.5 Change of Tests and Inspections

The following test items shall be added to the requirements of Appendix B in JAXA-QTS-2140.

4.5.1 Plating Thickness and Others

Plating thickness and others (paragraph B.3.3.7): For electrolytic copper, the through hole plating shall be $30\mu m$ or $35\mu m$ as a minimum, and multilayer IVH and multilayer SVH plating shall be $35\mu m$ as a minimum.

4.5.2 Through Holes

Through holes (paragraph B.3.4.4): The requirements for resin filling of multilayer IVH and multilayer SVH, and for resin recession at the filled resin of multilayer SVH shall be added. (See table 7)

4.5.3 Multilayer IVH or Multilayer SVH Structure

In the application of multilayer IVH or multilayer SVH structure, the following test coupons other than the coupons (see Figure B-9) specified in Appendix B of JAXA-QTS-2140 shall be used.

- a) Test coupons D2 and G2 (which are equivalent to the coupons D and G, respectively, of Appendix B of JAXA-QTS-2140) shall be added (see Figures 4 and 5).
- b) Test coupons K2 and L2 (which are equivalent to the coupons K and L, respectively, of Appendix B of JAXA-QTS-2140) shall be added (see Figure 6).







insulation area and conductors of the printed wiring board, and in an appropriate manner that will protect the products from any damage during handling and transportation. The product shall be placed in an aluminum bag, vacuumed and sealed with nitrogen gas, and packed in a cardboard box with cushion.

JAXA-QTS-2140/B301L 31 October 2019		J A X A Parts Specification	Page	– 16 –
The a) b) c)	Part name Part number Applicable specificati			
d)	Manufactured date and Example: production P 7 B 123 T T T T	nd production lot number lot number		
		The serial number in 3-digit nur Month manufactured (January:/ October:K, November:L, Decen Last digit of year manufactured Abbreviation for OKI Circuit Teo	A, February:B, Ma nber:M, "I" shall n (e.g. 7 for the yea	ot be used.) ar 2017)
e) f) g) h) i)	Purchaser's name Manufacturer's name Unit number in the pa Date of inspection Inspection result			
6. NOTE As sp	ES becified in Paragraph 6	of JAXA-QTS-2140.		