Registration No. 1210

JAXA-QTS-2020C 30 March 2021

Superseding JAXA-QTS-2020B Cancelled 30 March 2021

INTEGRATED CIRCUITS, HYBRID, HIGH RELIABILITY, SPACE USE, GENERAL SPECIFICATION FOR

JAXA JAPAN AEROSPACE EXPLORATION AGENCY This document is the English version of JAXA QTS/ADS which was originally written and authorized in Japanese and carefully translated into English for international users. If any question arises as to the context or detailed description, it is strongly recommended to verify against the latest official Japanese version.

The release date of the English version of this specification: December 24, 2021

JAXA-QTS-2020C 30 March 2021

Revision	ision Date Description						
NC	31 March 2003	Original					
A	31 March 2004	<ul> <li>evised to reflect the organizational change from NASDA to JAXA</li> <li>Changed the Specification identification from NASDA-QTS-2020 to JAXA-Q</li> <li>2020</li> <li>Changed from NASDA to JAXA in the text.</li> </ul>					
B	22 June 2007	<ul> <li>Revised to reflect the revision of JAXA-QTS-2000 from revision B to revision C <ul> <li>Paragraph 1.3: Changed "NASDA 2020****" to "JAXA 2020****" in the part number definition. Made the same change to the part number in the example or Format F-1.</li> </ul> </li> <li>Changed the requirements to cover DC-to-DC converters <ul> <li>Paragraph 3.3.4: Added surface mount semiconductor, sheet transformer and flexible printed wiring board to the elements. Added requirements on tin finish.</li> <li>Paragraph 3.3.8: Added copper-core, Fe-Ni52 alloy as type C to the lead materials.</li> <li>Paragraph A.2.2: Added lot evaluation test on semiconductor chips mounted on substrate.</li> <li>Table C-2 and other places.: Defined frequency for conducting RGA. Added the shock test method for hybrid IC including sheet transformer. Deleted the electrical parameter test and changed the sample size for Group D.</li> <li>Format E-1: Added design criteria for sheet transformer wiring to the design documents.</li> <li>Figure G-14: Added "Package configuration DA."</li> </ul> </li> <li>Unification of terminology <ul> <li>Changed from "HIC" to "Hybrid IC" because HIC is a registered trademark</li> <li>Changed from "die" to "semiconductor chip."</li> <li>Other changes to clarify the requirements and to correct inconsistency.</li> <li>Paragraph 1.3: Deleted paragraph "Reference to detail specification." Renumbered the subsequent paragraph "Reference to detail specification." Renumbered the subsequent paragraph "Verification of Glassivation layer integrity." Deleted the same item from Table A-1, Lot evaluation test.</li> <li>Figure G-13: Corrected errors in the drawing of "Package configuration HM."</li> </ul> </li> </ul>					
С	30 March 2021	<ul> <li>Revised to reflect JAXA-QTS-2025.</li> <li>Paragraph 1.1: Added "design specification" to specify qualification coverage Furthermore, added definition of Class I hybrid IC and Class II hybrid IC.</li> <li>Paragraph 1.3: Added part number of Class II hybrid IC.</li> </ul>					

		Revision Log
Revision	Date	Description
		Paragraph 1.3.1: Added assign method of individual number and
		management of assignment list.
		Paragraph 1.3.3: Added design specification.
		• Paragraph 1.3.4: Deleted symbol "B". Added symbol "D". Reconsidered
		note <sup>(1)</sup> description.
		• Paragraph 1.3.5: Changed paragraph title and text. Reflected JAXA-QTS-2020B Notice 1.
		• Paragraph 2.1: Corrected specification title of k) and l). Added n) ASTM F1192, o) JESD57, and p) CAA-2020055.
		• Paragraph 2.2: Added "limited to JAXA" to a). Corrected specification title of
		<ul><li>b) and c). Added d) JMR-012.</li><li>Paragraph 2.4: Corrected paragraph title. Added preparation of design</li></ul>
		specification and detail specification.
		• Paragraph 2.4.4: Corrected paragraph title. Added format of design specification and detail specification.
		Paragraph 3.1.1: Corrected description.
		• Paragraph 3.1.1.2: Added paragraph. Added description of quality
		assurance level for Class I hybrid IC and Class II hybrid IC.
		Paragraphs 3.1.2 and 3.1.3: Corrected description.
		Paragraph 3.1.5: Corrected paragraph title. Corrected description.
		• Paragraphs 3.3, 3.3.1, 3.3.2, 3.3.3, 3.3.3.1 and 3.3.3.2: Corrected description.
		Paragraph 3.3.4: Added "Selection of mounted element".
		• Paragraphs 3.3.4.1 a), 3.3.4.1 b), 3.3.4.2 a), 3.3.4.2 b), 3.3.4.3, 3.3.4.4,
		3.3.4.5, 3.3.5, 3.3.6, 3.3.8 a), 3.3.8 c) 2), 3.3.8 c) 2.1) and 3.3.8 c) 2.2):
		Corrected description.
		Paragraph 3.3.8 c) 2.3): Added paragraph.
		• Paragraphs 3.4.1, 3.4.1.2, 3.4.1.3 and 3.4.4: Corrected description.
		Paragraphs 3.5, 3.5.1 and 3.5.2: Added radiation hardness.
		Paragraphs 4.2 and 4.2.1: Corrected description.
		Paragraph 4.2.2: Corrected paragraph title and description.
		<ul> <li>Paragraph 4.3.1 k) Note (1) ii, iii and vi: Corrected description.</li> </ul>
		• Paragraphs 4.3.2, 4.3.2.1 and 4.3.2.3: Added description of Class II.
		<ul> <li>Paragraphs 4.3.2.1, 4.5, 4.5.1, 4.7 and 4.8: Corrected description.</li> </ul>
		<ul> <li>Paragraph 6.1: Corrected paragraph title.</li> </ul>
		• Paragraphs 6.1 b) 3) and 6.1 i): Corrected description.
		Paragraphs from 6.1 s) to 6.1 x): Added terms.
		• Paragraphs 6.2.1 and 6.3.1: Corrected description.
		• Paragraph 6.3.1 c): Added paragraph. Changed item name from "d) ~ e)" to
		"e) ~ f)".
		• Figures 1, 2, 3 and 4: Added.
		Appendix A: Reconsidered Appendix A as a whole to clarify requirements
		for "subassembly parts", in which procured semiconductor chip are assembled

Revision Log				
Revision	Date	Description		
		in the firm, and "semi-assembly products of hybrid IC".		
		• Figure A-1: Added illustration showing from acceptance of semiconductor		
		chip to hybrid IC assembly.		
		• Paragraphs A.1, A.2.1.2, A.2.1.3 and A.2.1.5: Corrected description.		
		• Table A-1: Added table number and title to table of maximum allowable		
		current density.		
		Paragraph A.2.2: Corrected description.		
		<ul> <li>Paragraph A.2.2.1: Added requirements for sample and sampling of class l and class II.</li> </ul>		
		Paragraph A.2.2.2: Unified terms.		
		• Paragraph A.2.3: Added standards applicable to ESA and JAXA certified		
		semiconductor chip. Corrected paragraph title.		
		• Table A-2: Corrected title as "lot evaluation test at semiconductor chip".		
		Added requirements for class II. Changed "sample size" to "number of chips for tests". Integrated LTPD into number.		
		Table A-2 subgroup 4: Added requirements for "single event test (except for		
		power discrete semiconductor)", "SEB test (power discrete semiconductor)		
		and "SEGR test (discrete semiconductor)".		
		<ul> <li>Table A-2 notes: Corrected description.</li> </ul>		
		Table A-3: Corrected title as "lot evaluation test of semiconductor chip		
		subassembly". Corrected item name. Applied the latest version of applicable		
		documents. Changed from "sample size" to "number of chips for tests". Integrated LTPD into number.		
		• Table A-3 subgroup 4: Added requirements for "single event test (except for		
		power discrete semiconductor)", "SEB test (power discrete semiconductor)		
		and "SEGR test (discrete semiconductor)".		
		Table A-3 notes: Corrected description.		
		• Table A-4: Corrected title as "lot evaluation test of semiconductor chip of semi-assembly products of hybrid IC". Corrected item name. Applied the		
		latest version of applicable documents. Changed "sample size" to "number of		
		chips for tests". Integrated LTPD into number.		
		Table A-4 subgroup 4: Added requirements for "single event test (except for		
		power discrete semiconductor)", "SEB test (power discrete semiconductor)		
		and "SEGR test (discrete semiconductor)".		
		Table A-4 notes: Corrected description.		
		Paragraph B.3.2: Corrected description of reselection.		
		• Paragraph B.3.4: Added description that screening record had to be		
		controlled in accordance with quality assurance program.		
		• Table B-1: Added class II hybrid IC to table. Assigned number 6		
		"serialization" as deleted number. Corrected description of interim electrical		
		parameters and final electrical parameter test.		
		• Table B-1: Deleted note <sup>(9)</sup> stabilization bake. Reconsidered PDA		
		allowance.		
		Paragraph C.2.1.1: Corrected errors (steady-state operating life test).		

		Revision Log
Revision	Date	Description
		Paragraph C.3: Classified test into qualification test and quality conformance
		inspection and added procedures for each test.
		<ul> <li>Paragraph C.3.2: Added description that "Level I" had to be applied to</li> </ul>
		qualification test.
		• Paragraph C.3.3: Added description that "level I" had to be applicable to first
		article and "level II" had to be applicable to previously procured products.
		• Paragraph C.3.3.2 a) to c): Corrected description.
		• Paragraph C.3.5: Deleted description of disposition of samples that were
		subject to destructive test.
		• Paragraph C.3.5.1 h) to i): Deleted "salt atmosphere". Added radiation
		hardness test (single event test, SEB test and SEGR test) and corrected item
		number.
		Paragraph C.3.5.2 h): Added radiograph inspection to non-destructive test.
		• Paragraph C.3.6.1: Added paragraph "total dose test".
		Paragraph C.3.6.2: Added paragraph "single event test".
		Paragraph C.3.6.3: Added paragraph "SEB test".
		Paragraph C.3.6.4: Added paragraph "SEGR test".
		• Table C-1: Added class II. Classified sample size into "level I" and "level II"
		Corrected errors of subgroup number (subgroups 10 and 11).
		• Table C-2: Added class II. Classified number of sample into "level I" and
		"level II". Changed name of subgroup 1b) as "internal gas analysis
		inspection". Add following test to subgroup 2. Corrected notes.
		c) Bond strength test
		3) Flip-chip 4) Beam lead
		Table C-3: Added class II. Classified sample size into "level I" and "level II"
		Added resistance to soldering heat test to subgroup 2. Corrected to conduct
		mechanical shock and constant acceleration tests in succession. Corrected
		end-point electrical parameter test. Added notes <sup>(12)</sup> and <sup>(13)</sup> .
		Table C-4: Added class II. Classified sample size into "level I" and "level II"
		Deleted subgroup 3 a) salt atmosphere test. Deleted group D test subgroup
		2. Deleted subgroup 1d) visual inspection. Deleted notes <sup>(2)</sup> to <sup>(6)</sup> .
		Table C-5: Added class II. Classified sample size into "level I" and "level II"
		Corrected sample size as number of sample. Added single event test for
		power semiconductor and that except for power semiconductor. Corrected
		notes $(^1)$ and $(^2)$ and added notes $(^6)$ to $(^{11})$ .
		Appendix E: According to change title to design specification, corrected title
		of appendix E as "Preparation of Design Specifications".
		• Paragraph E.1: Corrected design documents as design specifications.
		Paragraph E.2: Corrected description of requirements for design
		specifications.
		<ul> <li>Format E1: Deleted formats of design documents and added formats of</li> </ul>
		design specifications.
		• Paragraph F.3.2: Added quality assurance program plan as applicable

		Revision Log
Revision	Date	Description
		document.
		<ul> <li>Paragraph F.3.3.1: Corrected description of requirements.</li> </ul>
		• Paragraph F.3.3.1 a) to c): Added following requirements of main rules.
		a) Mounted element (paragraph 3.3.4)
		b) Organic and polymeric material (paragraph 3.3.5)
		c) Mounting materials for substrate, semiconductor chip and passive
		element chip (paragraph 3.3.6).
		<ul> <li>Tables F-1 to F-4: Moved to another portions.</li> </ul>
		• Paragraph F.3.3.2: Added description of total dose radiation hardness.
		<ul> <li>Paragraph F.3.4: Added "c) Manufacturing process control" and "h) Change of test and inspection". Corrected item number.</li> </ul>
		<ul> <li>Paragraphs F.3.4.1 to F.3.4.5: Corrected description.</li> </ul>
		• Paragraph F.3.4.5.1: Corrected to conduct all interim electrical parameter test at room temperature and to conduct all final electrical parameter test at
		room / high/ low temperature.
		• Table F-5 and Figures F-1 to F-11: Deleted.
		Paragraph F.3.4.5.2: Deleted table F-5 and figures F-1 to F-11.
		<ul> <li>Paragraph F.3.4.5.3: Specified class I – specific requirements.</li> <li>Table F-5: Corrected table F-6 as table F-5.</li> </ul>
		Paragraph F.3.4.6.2: Corrected electrical parameter test items to be
		measured and corrected subgroups corresponding to group A test of each test.
		Paragraph F.3.4.6.3: Corrected paragraph title and description.
		Paragraph F.3.4.6.4: Added total dose test, single event test, SEB test and
		SEGR test to radiation hardness test.
		Paragraph F.3.6: Corrected description.
		• Format F1: Reconsidered as a whole.
		<ul> <li>Paragraph G.2 i): Added dual in-line package.</li> <li>Figure G-3: Added dual in-line package.</li> </ul>
		Paragraph G.3.1: Added dual in-line package.
		• Paragraph G.3.3: Added dual in-line package to package configuration.
		• Paragraph G.3.4: Added package configuration (symbols DB, CA and CB).
		• Figure G-16: Added package configuration (symbol DB).
		• Figure G-17: Added package configuration (symbol CA).
		• Figure G-18: Added package configuration (symbol CB).
		Appendix Z: Newly established appendix Z "Procedure after Revision of
		JAXA-QTS-2020".

JAXA-QTS-2020C 30 March 2021	J A X A Parts Specification	Page	–vi–
	Contents		
1. GENERAL			1
· ·			
	ication		
-			
	uration		
	nd Finish		
	ess (Total Dose Radiation Hardnes		
	ts		
	ts		
	s and Detail Specifications		
-	ion Number		
· ·	f the Detail Specification		
	f Detail Specification		
-	Specification		
	opeoincation		
	verage		
	on		
	alification		
	of Certification		
'	rogram		
	f a Quality Assurance Program		
	tion		
	erature		
3.3.4 Mounted Eleme	nts		10
3.3.5 Organic and Pol	ymeric Materials		11
3.3.6 Mounting Mater	als for Substrate and Semiconduct	or Chips	11
3.3.7 Internal Lead W	ires		11
3.3.8 Package			12
3.4 Marking			14
3.4.1 Marking Items			14
3.4.2 Marking Locatio	n and Layout		14
3.4.3 Marking Option			14
· ·	arking Items		
3.5 Radiation Hardness			15
3.5.1 Total Dose Radi	ation Hardness		15

JAXA-QTS-2020C 30 March 2021	J A X A Parts Specification	Page	–vii–		
Ū.	aracteristics				
	PROVISIONS		-		
4.1 General Requirement	s		16		
4.2 Incoming Parts and M	laterials Control		16		
4.2.1 Incoming Inspect	ion		16		
4.2.2 Record of Incoming Parts and Materials Control					
4.3 Manufacturing Process Control					
4.3.1 Manufacturing Pr	ocess		17		
4.3.2 Rework Control			19		
4.3.3 Environmental C	ontrol		20		
4.3.4 Water Purity Con	trol		20		
4.3.5 Production Reco	rds		20		
4.4 Classification of Inspe	ections and Tests		21		
4.5 In-Process Inspection			21		
4.5.1 In-Process Inspe	ction Records		21		
4.6 Qualification Test			21		
4.6.1 Evaluation Circui	ts or Samples		21		
	·				
4.8 Quality Conformance	Inspection		22		
	·				
4.9.1 Disposition of Lo	ts Stored for a Long Term at the M	lanufacturer's Sit	e22		
	asers				
	Inspections				
•	IVERY				
5.1 Packaging			23		
<b>°</b>					
6.1 Definition of Terms			23		
6.2 Notes for Manufacture	er		25		
6.2.1 Preparation and	Registration of Application Data S	heet	25		
	Officers				
	thod of Hybrid IC				
	ation Data Sheet				
Appendix A Requirements for Semiconductor	Chips, Subassembly and Semi-A				
Appendix B Procedure for Screening					
Appendix C Procedures for Qualification Test	and Quality Conformance Inspec	tion			
Appendix D Procedures for Sampling Test an	d Inspection				

JAXA-QTS-2020C 30 March 2021	J A X A Parts Specification	Page	–viii–

Appendix E Preparation of Design Specification

Appendix F Preparation of Detail Specification

Appendix G Package Configuration

Appendix Z Procedure after Revision of JAXA-QTS-2020

	JAXA-QTS-202		JA		Page	- 1 -	
	30 March 202	1	Parts Spe	cification			
INTEGRATED CIRCUITS, HYBRID, HIGH RELIABILITY, SPACE USE, GENERAL SPECIFICATION FOR							
1. GENERAL							
、							
1.1	1.1 Scope This specification establishes the general requirements and quality assurance provisions for space use, high reliability, hybrid integrated circuits (hereinafter referred to as "hybrid ICs") used for electronic equipment installed on spacecrafts. Qualification coverage of hybrid ICs (construction, limits of design, etc.) shall be specified in the design specification. Detailed requirements for individual part types shall be specified in the detail specification. This specification provides following classes of hybrid ICs:						
	<ul> <li>a) Class I hybrid IC Hybrid IC with the highest quality level and at the lowest risk.</li> <li>b) Class II hybrid IC Hybrid IC with next-highest quality level. Burn-in time of screening test for class II hybrid IC is shorter than that of screening test for class I hybrid IC and delta judgement of electrical parameters is not applicable to class II.</li> </ul>						
1.2	Definition of Te	rms					
			•	•	ded in paragraph )-883 and MIL-HD		
1.3	Part Number						
_	An example of t in the detail spe	•	er of hybrid IC	is shown below	. The details shal	l be specified	
	a) Class I hybrid IC Example:						
	JAXA <sup>(1)</sup> <u>2020</u> /	<u>1001</u> Individual Identification (paragraph 1.3.1	<u>1</u> Device type ) (paragraph 1.3	<u>HA</u> Package configuration .2) (paragraph 1.3.3	<u>C</u> Lead material and finish 3) (paragraph 1.3.4) (		
(paragraph 1.3.1) (paragraph 1.3.2) (paragraph 1.3.3) (paragraph 1.3.4) (paragraph 1.3.5) Note: <sup>(1)</sup> "JAXA" indicates the common part for space use and may be abbreviated to "J."							

	JAXA-QTS-2020C 30 March 2021	J A ک Parts Spee		Page	- 2 -
	50 March 2021	Faits Spec			
	b) Class II hybrid IC Example:				
	JAXA <sup>(1)</sup> <u>2025</u> / <u>1001</u> Individual Identification (paragraph	<u>1</u> Device n type 1.3.1) (paragraph 1.3.2	<u>HA</u> Package configuration 2) (paragraph 1.3.3	<u>C</u> Lead material and finish ) (paragraph 1.3.4) (	
	Note: (1) "JAXA" indicates t	he common part fo	or space use and	d may be abbrevi	ated to "J."
1.3.1	Individual Identification Unless otherwise specifi individual number of the a four-digit number. The Japan Aerospace Exploi CAA-2020055 and the I manufacturer shall species assurance program plate When the manufacturer design, construction an II hybrid IC, the manufa IC is not different from i	e detail specificatio e first digit identifie oration Agency (her ast three numbers cify provision rule a n. acquires certificat d performance of c cturer shall ensure	n. The individua s the manufactu reinafter referred shall be provide and list of individ ion of class I an lass I hybrid IC that individual i	al identification is urer and shall be d to as "JAXA") of ed by the manufac ual identification d class II hybrid I are identical to th dentification of cla	indicated by provided by n the basis o cturer. The in quality Cs and ose of class
1.3.2	Device Type The device type numbe specification.	r shall be a single	number from 1 t	o 9 defined in the	e detail
1.3.3	Package Configuration The package configurat configuration shall be d specification.	•	•		-
1.3.4	Lead Material and Finis The lead material and fi		s designated by	r a capital letter a	s follows.
	A Typ B (not C Typ D Typ Z As s	ad material e A, B or C : used) e A, B or C e A, B or C pecified in the il specification	Solc (not Gold Tin As spec	<u>nish</u> ler dip used) d plating lead plating sified in the pecification	

JAXA-QTS 30 March		J A X A Parts Specification	Page	- 3 -
(	C, D and Z are a	" can be used only in detail specif all considered acceptable. It shall nd actual lead material and finish l ckage.	not be marked or	n the product
The radia indicates inspectio Group E radiation the lowe (total dos	ation hardness the radiation h on lots that have of Appendix C hardness test st radiation hard se) level of the l	tal Dose Radiation Hardness) (total dose) shall be identified by a ardness assurance level. The des passed the radiation test (total do or the lot evaluation test of semico (total dose test) is performed at the dness (total dose) level result shall hybrid IC. The manufacturer shall ardness (total dose) levels than the	signator shall be u ose test) of the su inductor chips. V e semiconductor be the radiation prove that other	used for the Ibgroup 1, Vhen the chip level, hardness elements
Letter M D P L R F G H		Radiation hardness assurance lev 30 Gy (Si) {3x103 rad (Si)} 100 Gy (Si) {1x104 rad (Si)} 300 Gy (Si) {3x104 rad (Si)} 500 Gy (Si) {5x104 rad (Si)} 1000 Gy (Si) {1x105 rad (Si)} 3000 Gy (Si) {3x105 rad (Si)} 5000 Gy (Si) {5x105 rad (Si)} 10000 Gy (Si) {1x106 rad (Si)}		
2.1 Applicable The docum These doc	uments are the .  If a specific is	S w form a part of this specification t latest issues available at the time sue needs to be used, the issue sl	of contract award	lor
a) JAXA-Q b) JAXA-Q c) JAXA-Q d) JAXA-Q e) JAXA-Q f) JAXA-Q	TS-2010 Mic TS-2030 Ser Spe TS-2040 Caj Spe TS-2050 Res TS-2140 Prin	mmon Parts/Materials, Space Use, procircuits, High Reliability, Space ( miconductor Devices, High Reliabil ecification for pacitors, Fixed, High Reliability, Sp ecification for sistors, High Reliability, Space Use nted Wiring Boards, High Reliability ecification for	Use, General Spe lity, Space Use, G pace Use, Genera e, General Specif	ecification for General al ïcation for

			1	1		
	JAXA-QTS-2020C	JAXA	Page	- 4 -		
	30 March 2021	Parts Specification	Parts Specification 3			
	g) ISO 14644-1:1999	leanrooms and Associated Controlled Environments - Part 1: classification of Air Cleanliness				
	h) ISO 14644-2:2000	Cleanrooms and Associated Controlled Environments - Part 2: Specifications for Testing and Monitoring to Prove Continued Compliance with ISO 14644-1				
	i) MIL-STD-38534	Hybrid Microcircuits, General Specific	ation for			
	j) MIL-STD-202	Test Method Standard, Electronic and				
	k) MIL-STD-750	Test Method Standard Test Methods		or Devices		
	I) MIL-STD-883	Test Methods Standard Microelectron		aification of		
	m) MIL-HDBK-1331	Handbook for Parameters to be Contr Microcircuits	-			
	n) ASTM F1192	Standard Guide for the Measurement (SEP) Induced by Heavy Ion Irradiation	-			
	o) JESD57	Test Procedure for the Management of Single-Event Effects in Semiconductor Devices from Heavy Ion Irradiation Provision and management of individual identification for Integrated circuits, hybrid, high reliability, space use				
	p) CAA-2020055					
2.2	Reference Documents					
	The following docume a) JERG-0-035 b) JERG-0-039 c) JERG-0-043 d) JMR-012	nts are the reference documents for the JAXA Parts Application Handboo High Reliability Soldering Require Standard for Surface Mount Sold Electrical, Electronic, And Electro Standard	k (limited to JAX ements ering Process			
2.3	Order of Precedence					
	In the event of a confli following order of prec a) Detail specification		applicable specifi	cations, the		
	b) This specification					
	c) JAXA-QTS-2000					
	d) Applicable docum	ents of this specification (paragraph 2.	1) except for JAX	(A-QTS-2000		
2.4	Design Specifications and Detail Specifications					
	<ul> <li>Preparation of design specification</li> <li>When the manufacturer acquires certification, the manufacturer shall prepare design</li> </ul>					
	specification whic limit values) of hy	cturer acquires certification, the manu h specifies qualification coverage (incl prid IC in accordance with Appendix E hed to quality assurance program pla	luding construction, and shall subm	on and design		
	b) Preparation of de					
		cturer shall provide detail specification prepare and establish detail specification				

	JAXA-QTS-2020C 30 March 2021	J A X A Parts Specification	Page	- 5 -
	submitted detail speci established by purcha	it the detail specification to JAXA fication and issue. When detail s ser's individual requirements, is nd materials, the QML manufactu ser's agreement.	specification, whicl published on data	n was base of JAXA
2.4.1	of JAXA-QTS-2000. An four-digit number with th	iber number shall be assigned in acco example is shown below. The in e first digit representing the QMI presenting the series number.	dividual identification	on shall be a
	Example: <u>JAXA-QTS-20</u>	Revision let		
2.4.2	Revision letter of the De A revision letter in the de paragraph A.2.2.2.4 of J	etail specification number is assi	gned in accordanc	e with
2.4.3	Independency of Detail S The detail specification s accordance with paragra	shall be a stand-alone document	with a unique num	nber in
2.4.4	,	ation gn specification shall be as spec ill specification shall be as speci		
3. RE	EQUIREMENTS			
3.1	Certification			
3.1.1	limit values specified in o conforms to quality assu range of that are typified qualification test. Within	id for hybrid ICs that are designed design specifications, produced I rance programs. The qualification by evaluating circuits or sample this coverage, the manufactures with the detail specification.	by the manufacturi on coverage shall s which have pass	ng line that be within the sed the

JAXA-QTS-2020C	JAXA	Dama	0
30 March 2021	Parts Specification	Page	- 6 -

## 3.1.1.1 Qualification System of Hybrid IC

Unless otherwise specified, unlike monolithic integrated circuits, performance and characteristics of hybrid ICs such as circuit functions and electrical parameters are determined according to the specific requirements of each purchaser. Therefore, hybrid ICs must be uniquely designed to satisfy each purchaser's requirements. For this reason, this specification requires that the manufacturer acquire certification from JAXA on a particular manufacturing line (including design standards, materials selection standards and manufacturing technologies). Consequently, the QML manufacturer can respond to individual requirements of each purchaser within the range of certified manufacturing line (including design standards, materials selection standards and manufacturing line (including design standards, materials selection standards and manufacturing line (including design standards, materials selection standards and manufacturing line (including design standards, materials selection standards and manufacturing line (including design standards, materials selection standards and manufacturing line (including design standards, materials selection standards and manufacturing line (including design standards, materials selection standards and manufacturing line (including design standards, materials selection standards and manufacturing line (including design standards, materials selection standards and manufacturing line (including design standards, materials selection standards and manufacturing technologies).

# 3.1.1.2 Quality Assurance Level of Hybrid IC

a) Class I Hybrid IC

Components (such as chip parts) used for class I hybrid IC shall be class I or equivalent (produced from single wafer lot). At lot evaluation test of semiconductor chip and screening, hybrid IC which exceeded delta limit of electrical parameters before and after burn-in test (burn-in time shall be 240hr) shall be removed from conforming articles. Class I hybrid IC shall pass class I quality conformance inspection and shall be delivered. Class I hybrid IC shall not be unsealed.

# b) Class II Hybrid IC

Components (such as chip parts) used for class II hybrid IC shall be class II or equivalent (non-single wafer lot may be allowed). When SOI chips are used, single event resistance shall be evaluated at each wafer lot. At lot evaluation test of semiconductor chip and screening, evaluation of delta limit are not applicable to class II hybrid IC and test requirements (including burn-in test (burn-in time shall be 168hr)) for class II hybrid IC are looser than that for class I hybrid IC. Class II hybrid IC shall pass class II quality conformance inspection and shall be delivered. Only one-time unsealing of class II hybrid IC is allowed.

# 3.1.2 Initial Qualification

To acquire certification of hybrid ICs in compliance with this specification, a manufacturer shall establish a quality assurance program in accordance with paragraph 3.2.1 of this specification, perform the qualification tests specified in paragraph 4.6 of this specification and acquire a certification status from JAXA as specified in paragraph 3.4.1 of JAXA-QTS-2000. The manufacturer shall be listed on the Qualified Manufacturers List of the Japan Aerospace Exploration Agency (JAXA QML). To acquire certification, the manufacturer shall also prepare a design specification (to be attached to quality assurance program plan) in accordance with Appendix E and a detail specification in accordance with Appendix F and submit them to JAXA. Initial qualification flow is shown in Figure-1.

JAXA-QTS-2020C 30 March 2021	J A X A Parts Specification	Page	- 7 -

# 3.1.3 Retention of Qualification

To continue supplying hybrid ICs in accordance with this specification, a manufacturer must apply for QML qualification retention in accordance with paragraph 3.4.2.1 "Application for Retention of Qualification" of JAXA-QTS-2000 prior to the expiration date of the certification period specified in paragraph 3.1.4 of this specification. If the hybrid ICs were not manufactured during the effective period of certification and a quality conformance inspection was not conducted, the manufacturer may apply for the retention of qualification without conducting the quality conformance inspection.

# 3.1.4 Effective Period of Certification

The effective period of certification granted in compliance with this specification shall be three years.

# 3.1.5 Requalification

In the case of changes affecting design limit values, functions, performance, reliability and quality of hybrid IC, the manufacturer shall apply for requalification in accordance with paragraph 3.4.3 of JAXA-QTS-2000. Requalification flow is shown in Figure-2.

### 3.2 Quality Assurance Program

# 3.2.1 Establishment of a Quality Assurance Program

To acquire a certification in compliance with this specification, the manufacturer shall be responsible for establishing a quality assurance program that meets the requirements specified in paragraph 3.3.1 of JAXA-QTS-2000 and this specification. The manufacturer shall generate a quality assurance program plan in accordance with paragraph 3.3.2 of JAXA-QTS-2000 and provide the plan to JAXA for review in accordance with paragraph 3.3.6 of JAXA-QTS-2000.

# 3.2.2 TRB Formation

To acquire a certification status of products in compliance with this specification, the manufacturer shall form and operate the Technical Review Board (TRB) in accordance with paragraph 3.3.5 of JAXA-QTS-2000.

# 3.3 Design and Construction

The design and construction of hybrid ICs shall specify materials, processes and rules as a whole and design limit values specified for at least following items a) to f) in accordance with Appendix E shall be specified in design specification.

Design and construction of each product shall be specified in detail specification in accordance with Appendix F.

Details of design specification and detail specification shall be in accordance with paragraphs 3.3.1 to 3.3.8.

JAXA-QTS-2020C	JAXA	Daga	- 8 -
30 March 2021	Parts Specification	Page	- 0 -
resistor, resistor to 2) Minimum pattern wi 3) Minimum and maxin 4) Film forming method 5) Film material (e.g., 6) Trimming method d) Element mounting 1) Type of elements (e 2) Mounting configurat 3) Mounting material ( or conductive adher 4) Maximum area and 5) Derating of mounte e) Internal lead wires 1) Material (e.g., gold, 2) Configuration (e.g., 3) Bonding method (e.g., 4) Maximum wire (or r f) Packaging 1) Material	nina) metallization spacing (spacing between conduct resistor and element) idth (conductor and resistor) mum length of an element (resistor d (thin or thick film) NiCr, Ta, Au, Pd-Ag) e.g., semiconductor, capacitor) tion (e.g., face-up, beam-lead bon e.g., molybdenum tablet, Au-Si eu esive) weight of mounted elements d elements aluminum) wire, ribbon) and dimensions .g., thermocompression, ultrasonio ibbon) length (or bonding spacing tion (e.g., 16-pin, metal flat packag g., welding, brazing)	or) nding) utectic, solder, no c, parallel gap we	onconductive
Unless otherwise specifi	are of hybrid ICs shall be within the ed in the design specification and operating temperatures shall be -	detail specification	on, the
3.3.2 Substrates Unless otherwise specifi	ed in the design specification and	detail specificatio	on. thin-film

Unless otherwise specified in the design specification and detail specification, thin-film ceramic substrate and thick-film ceramic substrate shall be made of alumina ( $Al_2O_3$ ) with the minimum purity of 99.5% and 96%, respectively.

JAXA-QTS-2020C	JAXA	Dama	0
30 March 2021	Parts Specification	Page	- 9 -

# 3.3.3 Metallization

Unless otherwise specified in the design specification and detail specification, metallization shall meet the following requirements.

# 3.3.3.1 Conductors

a) Thin film conductors

The properly manufactured thin film conductors on substrates shall be designed such that the current density shall not exceed the following maximum allowable current density when operated under the worst conditions specified in design specification and detail specification.

Conductor material	Maximum allowable current density
Gold	6x10⁵A/cm²
Others (unless otherwise specified in the detail specification)	2x10 <sup>5</sup> A/cm <sup>2</sup>

- 1) Use a current value equal to the maximum continuous current (at full fanout for digital devices or at the maximum load for linear devices) or equal to the simple time-averaged current obtained at the maximum rated frequency or duty cycle with the maximum load, whichever results in the greater current value at the point(s) of the maximum current density. This current value will be determined at the maximum recommended supply voltage(s) and with the current assumed to be uniform over the entire conductor cross-sectional area.
- 2) Use the minimum allowed metallization thickness within controls.
- 3) Use the minimum actual design metallization width (not mask widths) including appropriate allowance for narrowing or undercutting experienced in metal etching.
- 4) Areas of the barrier metals and nonconductive material shall not be included in the calculation of the metallization cross section.
- 5) In order to compensate for reduction of the cross section due to thinning, voids or scratches, use the cross section obtained from steps 2) through 4) of this paragraph and multiplied by 0.75, to calculate the maximum current density.
- b) Thick film conductors

The properly manufactured thick film conductors (such as wiring by metallization and bonding pads) on substrates shall be designed such that the power loss shall not exceed  $4W/cm^2$  when the maximum design current is applied.

#### 3.3.3.2 Resistors

Unless otherwise specified in the design specification and detail specification, the maximum power consumption of resistors shall meet the following requirements.

JAXA-QTS-2020C		JAXA Dete Specification	Page	– 10 –
	30 March 2021	Parts Specification	ļ č	
	such that the ma b) Thick film resisto The properly ma	nufactured thin film resistors on su ximum power consumption shall r	not exceed 93W/c	rm². e designed
3.3.4	Mounted Elements			
	<ul> <li>Mounted elements of hy</li> <li>a) Finished terminals</li> <li>If tin plating finished</li> <li>for whisker growth a</li> <li>for risk evaluation s</li> <li>b) Selection of mounted</li> <li>Mounted elements</li> <li>paragraphs 3.3.4.1</li> <li>quality assurance le</li> </ul>	brid IC shall be selected to meet t d terminals are used, the manufac and obtain a purchaser's approval hall be approved by TRB. ed elements for class I hybrid IC shall be selec to 3.3.4.5. For class II hybrid IC, evels are exceeding or equivalent of JMR-012, shall be selected.	turer shall evalua I. The procedure ted in accordanc mounted elemen	te any risks s and criteria e with ts, whose
3.3.4.1	Passive Elements			
		shall be selected from JAXA-QTS- s specified in the design specificat		
	b) Chip resistors Chip resistors sh	all be selected from JAXA-QTS-20 s specified in the design specifical	050 qualified proc	ducts or
3.3.4.2	Semiconductor Chips			
	<ul> <li>a) Semiconductor c</li> <li>Semiconductor c</li> <li>Appendix A and a</li> <li>b) Surface mounting</li> <li>Surface mounting</li> </ul>		ation and detail s ecified in the desi	pecification. gn
3.3.4.3		nall be specified in the design species and the requirements in JAX		ail

JAXA-QTS-2020C 30 March 2021			J A X A Parts Specification	Page	– 11 –
3.3.4.4	Flexible	e printed w	/iring Boards iring boards shall be specified in the on nsideration of the requirements in JA	• •	on and detail
3.3.4.5	When a	•	ements nounted elements are used, the requi e design specification and detail speci		ements must
3.3.5	When org package o crack, out	anic and p of hybrid IC gas, softer nd polyme	ric Materials olymeric materials (e.g., coatings, adl as assembling or coating materials, ning, outflow or other defects under th ric materials shall be as specified in th	they shall not exh e specified test co	iibit blister, onditions.
3.3.6	Glass sha materials	III not be us for substra	or Substrate and Semiconductor Chip sed for mounting substrate or semicon te or semiconductor chips shall be sp ail specification.	nductor chips. Mo	-
3.3.7	Internal le substrate (continuou current div	along the us current vided by $\sqrt{2}$	r other conductors which are not in th entire length shall be designed such t for direct currents, effective value for for pulsed currents) shall not exceed the following formula.	hat the maximum alternating curren	rated current ts and peak
	$I = \frac{1}{128} \times I$	$\mathbf{K}\mathbf{x} d^{\frac{3}{2}}$			
	where,	d =	Maximum allowable current (A) Wire diameter (mm) (When the cross diameter of a circular wire or conduct area)		
		K =	A constant obtained from the length a conductor as shown in Table 1.	and composition c	of the wire or

JAXA-QTS-2020C	JAXA	Dava	40
30 March 2021	Parts Specification	Page	- 12 -

Material	"K" value for bond-to-bond total conductor length		
	Length ≤ 1.0mm	Length > 1.0mm	
Aluminum	22000	15200	
Gold	30000	20500	
Copper	30000	20500	
Silver	15000	10500	
All other	9000	6300	

#### Table 1. "K" value

#### 3.3.8 Package

Unless otherwise specified in the detail specification, packages shall be designed to provide stress relief for leads such as flat pack package when mounted to a printed wiring board.

a) Package configuration

Qualification coverage of package configuration shall be defined in the design specification in accordance with Appendix E. Package configuration of each product shall be specified in the detail specification in accordance with Appendix F.

b) Package material

External metal surfaces of the package shall be corrosion resistant. External leads shall meet the requirements of c) below. Nonmetallic materials of the package and coatings including markings shall be non-nutrient to fungus and shall not exhibit any blister, crack, outgas, softening, outflow or other defects under the test conditions specified in the detail specification. Details shall be specified in the detail specification.

- c) Lead material and finish
  - 1) Lead material

The lead material composition shall satisfy one of the following types unless otherwise specified in the detail specification.

1.1) Туре А	
Iron	53% nominal
Nickel	29±1%
Cobalt	17±1%
Manganese	0.65% max.
Silicon	0.20% max.
Carbon	0.06% max.
Aluminum	0.10% max.
Magnesium	0.10% max.
Zirconium	0.10% max.
Titanium	0.10% max.
(The sum of aluminum, magnesium, zir shall be 0.20% as a maximum.)	conium, and titanium contents

JAXA-QTS-2020C	JAXA	Page	– 13 –
30 March 2021	Parts Specification		
1.2) Type B		40.000/ += 40.00	07
Nickel		40.00% to 43.00	%
Cobalt		0.50% max.	
Manganese		0.80% max.	
Silicon		0.30% max.	
Carbon		0.10% max.	
Aluminum		0.10% max.	
Chrome		0.25% max.	
Phosphorus		0.025% max.	
Sulfur		0.025% max.	
Iron		Remainder	
1.3) Type C (	Copper-core, Fe-Ni52 alloy)		
Copper (cor	•••	99.96% min.	
Nickel	-	48% to 52%	
Carbon		0.02% max.	
Manganese		0.2% to 1.0%	
Silicon		0.1% to 0.5%	
Sulfur		0.025% max.	
Phosphorus		0.025% max.	
Iron		Other	
2) Lead Finish			
,	vise specified in the detail specifica	tion, the lead finis	sh shall be
	owing options from 2.1) to 2.3).	,	
2.1) Solder di	<b>·</b> · · · · ·		
,	r er dip shall be homogeneous with t	he minimum thick	mess of
	at the major flats of solder (Sn60 to		
	ce with type 2.2) below or nickel p	, .	•
	$2.54 \mu m$ and $7.62 \mu m$ ).		
2.2) Gold plat			
, .	y of gold plating shall be a minimur	n of 99.7% aold (	i.e., the sur
•	ies and other metals shall be 0.3%	•	
· · · · · ·	shall be a minimum of $1.27\mu m$ . T	,	•
	copper undercoating with a thickne	-	-
7.62µm.			
2.3) Tin lead	olating		
,	ge of lead shall be between 3% an	d 50% Tin lead	plating
	shall be minimum 7.62µm. Electr		-
	posit underplating may be used for	•	
	rplating shall be between 1.27µm a	-	
	, g	1	

J	AXA-QTS-2020C	JAXA	Page	– 14 –
	30 March 2021	Parts Specification		
3.4 N	Marking			
3.4.1	Marking Items			
	<ul> <li>a) Index point (paragrap</li> <li>b) Part number (paragrap</li> <li>c) Inspection lot identified</li> <li>d) Serial number (paragrap)</li> </ul>	aph 1.3) ation code (paragraph 3.4.1.2)	ne detail specifica	ition.
3.4.1.1	Index Point			
	shall be shown by a s point shall be visible f	ates the start of lead numbers or m tamp, tab, notch or groove, amony rom the top when the product is m lentification code shall not be used	g other means.  ٦ nounted in a norm	The index nal manner.
3.4.1.2	Inspection Lot Identifi	cation Code		
	An inspection lot iden paragraph 4.3.1 l)) an	tification code shall be assigned to d shall be marked.	o each inspection	lot (see 2) of
3.4.1.3	Serial Number			
	A serial number shall screening test (see pa	be assigned to each hybrid IC in t aragraph 4.7).	he inspection lot	prior to the
3.4.1.4	Manufacturer's Identif	ïcation		
	The manufacturer's ic abbreviation or trader	lentification shall be the certified n nark.	nanufacturer's na	me,
3.4.2	Marking Location and La	ayout		
	identification code shall top or the side of cylindr	ed in the detail specification, the p be located on the top surface of fla ical packages. Each marking item arking requirement and does not i	at packages and n may be placed i	on either the n any way as
3.4.3	Marking Option			
	start of the external visu samples for the Groups	complete markings on all hybrid IC al inspection of the screening test B, C, D and E qualification test or anufacturer chooses the latter, the	or shall be marke quality conforma	ed on the nce

				1		
	-QTS-2020C //arch 2021	J A X A Parts Specification	Page	– 15 –		
a) b)	qualification test or quality conformance inspection.					
Wh spe	cified in paragraph 3 prity. When "2020-" of pa class II hybrid IC) is indicating class II s Package configurat	of hybrid IC is not sufficient to plac .4.1, marking items may be exemp art number (for class I hybrid IC) or s omitted, identification code "C1" i hall be located on the proper place tion and lead material/finish design tors shall be omitted).	pted in the following r "2025-" of part n indicating class I e.	ing order or number (for or "C2"		
3.5 Radia	ation Hardness					
Tot Wh sen	Total Dose Radiation Hardness Total dose radiation hardness of hybrid IC shall be specified in detail specification. When total dose radiation hardness is required for semiconductor chip, the semiconductor chip shall be selected on the basis of requirements in Appendix A and as specified in detail specification.					
As follo eve be s spe a) \$ b) \$ c) \$ d) \$ e) \$ f) \$ g) \$	owing items relating t ent characteristics are selected on the basis ecification. SEU SEL SEB SEGR SEDR	stics acteristics of hybrid IC, characteris o product shall be specified in det required for semiconductor chip, of requirements in Appendix A ar	ail specification. the semiconduct	When single or chip shall		

	A-QTS-2020C March 2021	J A X A Parts Specification	Page	– 16 –
4. QUALI	TY ASSURANCE PRO	OVISIONS		
The		responsible for implementing the and operating the TRB.	quality assurance	e program
Inco cont The	rolled to ensure that e manufacturer shall es	ials Control als shall be subject to an appropria ach part and material is traceable tablish and implement procedures remove limited-life parts and mate	to the incoming in to store and retri	nspection lot.
Τe		s and criteria of incoming inspectio be specified in detail specification.	•	nd material
Tł in:	ne records of incoming	ts and Materials Control parts and materials shall be categ storage, retrieval and disposal reco ms as a minimum.	-	•
a) b)	<ol> <li>Part and Mate</li> <li>Inspection item</li> <li>Lot size</li> <li>Lot identification</li> <li>Document num</li> <li>Pass or fail of</li> <li>Date of inspect</li> <li>Storage, retrieval at</li> <li>Part and Mate</li> <li>Storage condition</li> <li>Lot identification</li> <li>Storage date at</li> <li>Retrieval date</li> </ol>	rial name ns on code nber and established date of inspe each lot and quantity of failed part tion and name or identification cod and disposal records rial name tions on code and quantity of storage materials and quantity, lot identification code hich the part and material are used	s and materials de of the inspecto e of finished or se	or
The	ufacturing Process Co manufacturer shall es rol parameters and me	tablish and maintain procedures o	f manufacturing p	processes,

	JAXA-QTS-2020C			JAXA	Dage	47
	30 N	/larch	n 2021	Parts Specification	Page	– 17 –
					ł	ļ
4.3.1	Mar	nufac	turing Process			
	The	e mar	nufacturer shall o	define and control each manufactu	uring process incl	uding the
				ninimum. Rework shall be perforr	•	•
	para	agrap	oh 4.3.2. The m	anufacturer shall also establish ar	nd implement a s	torage
	-			emi-finished products between pro		•
	a)	For	mation of substr	ate lots		
		1)	Formation proc	cedure of substrate lots		
		2)	Assignment of	substrate lot identification codes		
	b)	Me	tallization proces	SS		
		1)	Manufacturing	process of thin-film substrates		
			1.1) Mask con	trol		
			1.2) Metallizati	on material		
			1.3) Forming n	nethod		
			1.4) Forming c	onditions		
			,	nd frequency of chamber cleaning		
		2)	Electrolytic pla	•		
			2.1) Metallizati			
			, -	lution and control of plating bath		
		- )	2.3) Plating co			
		3)	-	process of thick-film substrates		
			3.1) Screen co			
			3.2) Paste mat			
			3.3) Forming n			
			3.4) Forming c			
		Dat	3.5) Furnace c			
	c)	га 1)	tern formation p Masking metho			
		1)	•	nography is used, the following iter	me on handling o	f nhoto resist
			shall be specif		ins on nandling o	i prioto resist
			1.1) Preparatio			
			, .	ravity, viscosity, evaluation metho	ds for solid residu	les and
			pinholes			
			1.3) Storage c	onditions		
			1.4) Coating c			
			1.5) Baking co			
			1.6) Exposure			
			1.7) Developin			
		2)	Etching technie	que		
			When the wet	etching is used, the following item	s shall be specifi	ed.
			2.1) Preparation	on method		
			2.2) Compositi	on, grade, temperature, among ot	hers, of etching s	solution
			2.3) Frequency	y of etching solution change		
			2.4) Etching co	onditions		
			2.5) Washing a	and drying		
		3)	Inspection pro	cess		
			3.1) Method of	visual inspection and pass/fail cri	teria	

JAXA-QTS-2020C			JAXA Danta Creatification	Page	– 18 –	
30 March 2021		2021	Parts Specification	0		
ط)	Trim	oming of registe				
d)		nming of resisto				
	1)	-	nod and facility type			
	2)	Trimming conc				
	3)	•	resistance and film stability			
- )	4)		al inspection and pass/fail criteria	1		
e)		bing and substr	•			
	1)	•	od and conditions			
	2) 3)	•	and conditions			
f)	,	mation of produ	al inspection and pass/fail criteria	l		
f)			roduction lots <sup>(1)</sup>			
	1) 2)	•	production lot identification code			
	,	•	ot shall be prepared such that insp	postion sublate ca	n ha aasily	
	note		aragraph 4.3.1k)).		in be easily	
g)	Sub	estrate and parts				
9)	1)	•	erial and package material in the r	mounting area		
	2)	Mounting struc		nounting area		
	2) 3)	Mounting cond				
	4)	•	on method for mounting			
	5)		d of adhesive strength			
h)	Interconnection bonding					
,	1)	Material				
	2)	Lead type				
	3)	Bonding metho	bd			
	4)	Bonding condi				
	5)	Visual inspecti				
	6)	-	e bond pull test method			
	7)		d of bond strength			
i)	Pre	-seal visual insp	-			
,	1)	Procedure and	l pass/fail criteria of visual inspect	ion		
j)	Sea	ling process				
	1)	Package and s	sealing materials			
	2)	Sealing metho	d			
	3)	Stabilization ba	ake prior to sealing			
	4)	Sealing conditi	ions			
k)	For	mation of inspec	ction sublots			
	1)	Formation of ir	nspection sublots <sup>(1)</sup>			
	2)	•	inspection sublot identification co			
	Not	e <sup>(1)</sup> Inspection s	sublots shall meet the following re	equirements.		
		i. An inspec	tion sublot shall consist of hybrid	ICs of a single pa	rt number	
		•	e device type with identical packa			
		-	ts of an inspection sublot shall be		sing a single	
			lot. This requirement is not applied			
		iii. Each insp	ection sublot shall consist of sem	iconductor chips i	made from a	
		-	er lot. This requirements is not a	-		

L

	JAXA-QTS-2020C 30 March 2021	J A X A Parts Specification	Page	– 19 –
	in product v. The entire attachme complete vi. Each insp This requ I) Formation of inspe 1) Formation of in 2) Assignment of Note <sup>(1)</sup> Inspection i. An inspection identificat The case ii. The entire attachme	bection sublot shall be manufacture tion processes. e assembly process from assembly nt and MOSFET mounting to pack d within the same 12-week period. bection lot shall consist of 500 class irement is not applicable to class li- ction lots inspection lots <sup>(1)</sup> f inspection lot identification code lots shall satisfy the following requ- ction lot shall consist of hybrid ICs ion number, selected from a maxir configuration, package types, and e assembly process from assembly nt and MOSFET mounting to pack d within the same 16-week period.	y start such as su age sealing shall s I hybrid ICs as a I hybrid IC. irements. of a part number num of five inspe lead finish must y start such as su age sealing shall	bstrate be a maximum. with identical oction sublots. be identical. bstrate
4.3.2	<ul> <li>in traveler as specified i</li> <li>identifiable from other p</li> <li>correction of defective n</li> <li>correction of lead tip sha</li> <li>a) Class I hybrid IC</li> <li>Class I hybrid IC sl</li> <li>b) Class II hybrid IC</li> <li>Only one-time re-s</li> </ul>	ied below is performed, the rework n paragraph 4.3.5. Reworked proc roducts. Once sealed, rework sha narking and lead straightening (e.g ape which does not affect hermetic nall not be delidded. ealing may be allowed for class II f ed class II hybrid IC shall be identic ealed.	ducts shall be cle Il be limited to re- J., reshaping of le bity of the product	arly cleaning, ads such as :.) inspection
4.3.2.1	<ul> <li>attached elements shal</li> <li>a) Re-bonding shal</li> <li>is lifted or peeled</li> <li>the lower metalli</li> <li>b) The total number</li> <li>number of bonds</li> <li>package posts for</li> <li>number.</li> <li>c) The total number</li> </ul>	nent Replacement ecified in the detail specification, re nall be allowed under the following I not be performed on surfaces wh d, or on bonding pads which are sig zation layer or substrate is expose r of re-bonds shall be limited to a n s in the hybrid IC. Re-bonding of w or replacing elements shall not be l r of interconnection bonding or ele cycles for class I hybrid IC and four	conditions. ere the top metal gnificantly damag d. naximum of 10% vires to substrate limited to this max ment replacemer	lization layer jed such that of the total pads or ximum

J	AXA-QTS-2020C 30 March 2021	J A X A Parts Specification	Page	- 20 -
	Element replace adhesive or sold	ments shall only be for the eleme er.	nts which are mou	unted by
4.3.2.2	on substrates using b	ved to repair scratches, breaking, onding wires or ribbons which ha perating load current (paragraph	ve current capacit	ty of 3.5
4.3.2.3	class I hybrid IC b) Unless otherwise	trates or Packages e specified in the detail specificati shall not be replaced. e specified in the detail specificati except for lid shall not be replace	on, substrates and	
4.3.3	processes such as subs are significantly affected	umidity and dust counts shall be o trate manufacturing processes ar by the environments. The partic 14644-1 and ISO 14644-2.	nd assembly opera	ations which
4.3.4	maximum total solids, m	be controlled with respect to the aximum organic impurity, maxime ents at room temperature.	-	-
4.3.5	<ul> <li>processes or control reconnected include at least the follow</li> <li>a) Work records for the 1) Name of work</li> <li>2) Lot identification of products)</li> <li>3) Document number</li> <li>4) Quantity of incomment and descent work and descent work and descent work and descent for the succession of each work and descent for the succession of each b) Control records succession</li> </ul>	e production process code of materials and products (ir er and date work order was establ ing and outgoing products (incluc isposition name or identification code of op	ions. Production Including semi-finis ished. ling semi-finished erator	records shall hed

	JAXA-QTS-2020C 30 March 2021	J A X A Parts Specification	Page	- 21 -
	2) Date of measuren	nent and name or identification o	ode of operator	
4.4	Classification of Inspection Inspections and tests shall in paragraph 4.3 of JAXA-0	include screening test in additio	n to three categori	es specified
	<ul> <li>a) In-process inspection</li> <li>b) Qualification test</li> <li>c) Screening test</li> <li>d) Quality conformance i</li> </ul>	nspection		
4.5	<ul> <li>manufacturing process of h reliability and quality of the which cannot be measured and sample quantity shall h in detail specification.</li> <li>a) Internal visual inspect inspection) Final visual b) Physical or chemical non-destructive inspect</li> </ul>	erform the in-process inspection hybrid IC to detect any failure whe products, assure the workmans d on the finished products. Test be shown in the manufacturing fl tion of semi-finished products (10 al inspection prior to sealing sha inspection of semi-finished pro- ction) semi-finished products (100%	hich could seriously hip, and character items, test method lowchart and shall 00% non-destructiv all be conducted to oducts (sampled	y affect the ize properties ls, criteria be specified ve or sampled all sample. destructive o
4.5.1	In-Process Inspection Re The manufacturer shall s program as specified in	specify in-process inspection rec	ords in the quality	assurance
4.6	test in accordance with Ap	be performed on the inspection pendix C using evaluation device design, construction, materials a	es or samples whic	ch were

# 4.6.1 Evaluation Circuits or Samples

Evaluation circuits or samples shall be produced using the design, construction, materials and manufacturing line specified in the quality assurance program and shall have sufficient functions and performance to evaluate the construction and design limits of the products. Therefore evaluation circuits or samples shall be identical in critical constructions to the hybrid ICs to be certified. When all critical construction and design

JAXA-QTS-2020C	JAXA	Dege	22
30 March 2021	Parts Specification	Page	- 22 -

limits cannot be represented by a single evaluation circuit or sample, multiple evaluation circuits or samples may be used.

## 4.7 Screening

To supply hybrid ICs in compliance with this specification, the manufacturer shall perform screening in accordance with Appendix B. Prior to the screening, production lots shall be re-grouped into inspection lots.

Screenings may be initiated after the final sealing process has been completed. Products shall be serialized within each inspection lot prior to the screening test to provide traceability between each measurement and product.

# 4.8 Quality Conformance Inspection

The quality conformance inspection is defined as a lot assurance inspection for lot integrity confirmation.

The quality conformance inspection shall be performed in accordance with Appendix C on inspection lots which passed the screening tests. Only those hybrid ICs which have passed the quality conformance inspection can be shipped as products that are in compliance with this specification. The manufacturer is allowed to use the radiation hardness designator only if the products are certified as radiation hardened products. Products selected as samples shall be handled in accordance with paragraph C.3.5. When products to be shipped and qualification test sample are within same inspection lot, qualification test results may be used as quality conformance inspection results for the first article.

Product delivery flows are shown in Figure-3 and Figure-4.

# 4.9 Long-Term Storage

# 4.9.1 Disposition of Lots Stored for a Long Term at the Manufacturer's Site

When products have been stored at the manufacturer's site for 24 months or longer after the quality conformance inspection, the manufacturer shall repeat the group A quality conformance inspection prior to delivery. Only the products which have passed the tests can be shipped as products. If products fail in any subgroup inspection, 100% inspection shall be performed for items in that subgroup. The hybrid ICs which are judged acceptable can be shipped as products. Failed products shall be removed and shall not be delivered.

Paragraph 4.3.4.1 of JAXA-QTS-2000 shall also be applicable.

# 4.9.2 Storage by Purchasers

The conditions and period of storage by purchasers shall be specified in the detail specification, if necessary.

JAXA-QTS-2020C	JAXA	Dama	00
30 March 2021	Parts Specification	Page	- 23 -

## 4.10 Change of Tests and Inspections

Any change to the in-process inspection, screening test and quality conformance inspection as specified in this specification shall be made in accordance with paragraph 4.3.5 and paragraph A.2.1.3 (appendix A) of JAXA-QTS-2000.

# 5. PREPARATION FOR DELIVERY

# 5.1 Packaging

The manufacturer shall package the products individually prior to delivery. The package shall have a construction to hold the products securely and protect the products from mechanical shocks. The package shall protect the products from moisture and be free of sharp edges or burrs on the external surfaces. It is desirable that the package allows visual inspection without opening the package. The packaging materials shall not break, peel off, crumble, loosen, accumulate static electricity or corrode. Tapes or adhesives shall not be used to secure the products.

Proper protection shall be provided to ESD sensitive products. Individual shipping packages shall be placed in a shipping container to protect the products from possible damages during shipment.

# 5.2 Marking on Package

Each shipping package shall have the markings specified in b) through e) of paragraph 3.4.1. However, when the markings on the products are clearly visible from outside of the shipping package, those markings on the package may be omitted. For packages with ESD protection, a marking "ESD sensitive" shall be added. All markings shall be waterproof.

The marking requirements for each shipping package shall also apply to the shipping container. Paragraph 3.4.1d) shall be omitted. Quantity, applicable specification number, date of packaging and inspection results shall be marked additionally.

# 6. NOTES

# 6.1 Definition of Terms

The following definition of terms is used in this specification.

a) Integrated circuit :

Devices which are considered as a single part and composed of high-density, interconnected, small circuit elements that are formed within or on a substrate to perform an electronic circuit function.

# b) Hybrid integrated circuit (hybrid IC): Integrated circuits that contain two or more of the following element types and thin film or thick film substrate. 1) Integrated circuits

- 1) Integrated circuits
- 2) Semiconductor devices
- 3) Passive elements such as resistors and capacitors

JAXA-QTS-2020C		JAXA	Page	- 24 -
30	) March 2021	Parts Specification	, °	
c)	expressed as "Class I included, hybrid IC is Chip:	ce level of hybrid IC is limited in t hybrid IC" or "Class II hybrid IC". expressed as "hybrid IC". in hybrid IC without a package a	When both hybri	•
d)	Substrate (of hybrid IC			ormed or
e)	by different manufacture referred to as "the sar	onfiguration of integrated circuit. urers using different mechanical a me device type" if those devices a e semiconductor chip or substrate	rrangements and are functionally an	materials a
f)	Package type: Refers to a specific pa configuration, materia	ackage configuration. Packages Is (including mounting materials s , components and assembly proc	with the same pac such as bonding w	vires and
g)	Final seal:	ess after which access to internal	elements of the p	product is n
h)	Delta limit: The maximum allowal	ble change of parameter value m n percentage, delta limit shall indi		
i)	• ·	cessed together in each process.		
j)	•	formed together in each process		
k)	manufacturing techno When multiple device	manufactured (or being manufac logy, materials, controls, design a types are manufactured in the sa duction lot may include those dev	and production line me processes up	э.
I)	• • •	with the same package type and device types. Inspection lots are		•
m)	• • •	ice type hybrid ICs with the same processed together in all manufa		
n)	Thin-film:	ate surface by vacuum deposition	-	

	XA-QTS-2020C 0 March 2021	J A X A Parts Specification	Page	- 25 -			
o)	Thick-film:						
,	Film formed by baking	, among other methods, after ink	paste is coated,	sprayed or			
	printed on substrate s	•	•				
p)	Sheet transformer						
.,	Transformer compose	ransformer composed of multilayer printed wiring board.					
q)	Flexible printed wiring	board					
	Wiring board which is	thin, bendable and composed of	copper foil bonde	d to			
	insulating film.						
r)	Ferrite core						
	Ferrite core is produce	ed by forming and baking materia	als that are made	of several			
	layers of various meta	l oxide films. The primary ingredi	ient of those meta	l oxide films			
	is iron oxide. The che	mical composition of ferrite core	is MOFe2O3 (M i	ndicates			
	metals)						
s)	Single event character	istic					
	Specific characteristic that causes malfunction or permanent damage in circuit						
	elements by the incidence of a single high-energy particle.						
t)	Design specification						
		ualification coverage for design of	of hybrid IC.				
u)	Procurement specifica						
		y QML manufacturer and applica	-				
	•	ng (refer to paragraph 4.2). This	document is inclu	ded in			
,	product assurance do	cuments.					
v)	First article						
)		rst time for detail specification.					
w)	•	a at sublity assume that level and	at the lowest risk				
Y)		nest quality assurance level and	at the lowest risk				
x)	Class II hybrid IC	t-highest quality assurance level	ofter class I bybri	d IC and at a			
	lower risk.			u iC anu at a			
	lower har.						
6.2 No	otes for Manufacturer						
6.2.1 I	Preparation and Registra	ation of Application Data Sheet					
	The manufacturer shall բ G of JAXA-QTS-2000 ar	prepare the application data shee nd register it with JAXA.	et in accordance w	ith Appendix			
l	In the case of products b	based on purchaser's individual re	equirements (refe	r to			
	/	anufacturer may be exempt from					
		cturer takes counsel with the pur		•			
	••	nd the exemption is approved by	the manufacturer	's TRB (refer			
	to paragraph 3.2.2).						

	JAXA-QTS-2020C 30 March 2021	J A X A Parts Specification	Page	- 26 -
6.3	Notes for Acquisition Officers			
6.3.1	<ul> <li>Procurement Method of Hybrid IC</li> <li>To purchase products in compliance with this specification, procurement methods shall be as specified below:</li> <li>1) For first article, the purchaser shall provide the manufacturer with technical information (data) including requirements on circuit function, electrical parameters, circuit diagram (if a circuit needs to be specified), and take counsel with manufacturer for procurement. The purchaser shall present technical information needed for preparation of detail specification on the assumption that the manufacturer submits the technical information to JAXA.</li> <li>2) If a purchaser is procuring previously procured products which previously passed qualification test or quality conformance inspection (level I), the purchaser shall only be required to provide the following items. <ul> <li>a) Part number</li> <li>b) Detail specification number</li> <li>c) Necessity of group E of quality conformance inspection</li> <li>d) Test data to be submitted for the shipment and whether the source inspection is performed or not performed.</li> <li>e) Others</li> </ul> </li> </ul>			
6.3.2	Review of Application Data Sheet The application data sheet contains more detailed product information required for pa selection and designing than is specified in the detail specification such as qualificatio data. Purchaser must review the application data sheet prior to procurement.			qualification








JAXA-QTS-20 30 March 20		J A X A Parts Specification	Page	— A-i -
		APPENDIX A		
REQUIRE		R SEMICONDUCTOR CHIPS, SU SEMI-ASSEMBLY HYBRID IC	IBASSEMBLY A	ND
A.1. Scope				A-1
A.2.1 Desi	gn and Cons	struction		A-2
A.2.1.1	Current Den	sity of Metallization		A-2
		-		
A.2.1.3	Semiconduc	tor Chip Thickness		A-3
A.2.1.4	Plating for B	ack Surface of Semiconductor Ch	ip	A-3
A.2.1.5	Radiation Ha	ardness Assurance		A-3
A.2.2 Lot E	Evaluation			A-3
A.2.2.1	Samples and	d Sampling Plan		A-3
A.2.2.2	Failure and I	Reevaluation		A-4
A.2.2.3	Evaluation T	est Records		A-4
	Evaluation fo	r MIL, ESA and JAXA Qualified Se	emiconductor Chi	ps A-4
A.2.3 Lot E		quisition		

This document is the English version of JAXA QTS/ADS which was originally written and authorized in Japanese and carefully translated into English for international users. If any question arises as to the context or detailed description, it is strongly recommended to verify against the latest official Japanese version.



### A.2. Requirements

The manufacturer shall verify the quality of semiconductor chips used for hybrid ICs through lot evaluation tests for each lot before the semiconductor chips are used. A specification shall be prepared to establish electrical parameters and test methods, as a minimum.

JAXA-QTS-2020C 30 March 2021	J A X A Parts Specification	Page	– A-2 –

### A.2.1 Design and Construction

The manufacturer shall verify that the design and the construction of semiconductor chips meet the following requirements.

# A.2.1.1 Current Density of Metallization

Unless otherwise specified, the metallization shall be designed to ensure that properly produced conductors shall not experience, under the worst case of operating conditions, a current density in excess of the maximum allowable values specified in Table A-1.

Metallization material	Maximum allowable current density (A/cm²)
Aluminum (99.99%, pure or doped)	5 x 10 <sup>5</sup>
High melting point metal (Mo, W, Ti-W, Ti-N)	5 x 10 <sup>5</sup>
Gold	6 x 10 <sup>5</sup>
All other (unless otherwise specified)	2 x 10 <sup>5</sup>

## Table A-1 Maximum Allowable Current Density of Metallization

Maximum current densities shall be calculated using current and cross section areas which are determined as follows.

- a) Use a current value equal to the maximum continuous current (at full fan-out for digitals or at the maximum load for linears) or equal to the simple time-averaged current obtained at the maximum rated frequency or duty cycle with the maximum load, whichever results in the greater current value. Currents shall be calculated on the assumption that currents flow uniformly through the conductor's cross section driven by the maximum recommended operating voltage.
- b) Use the minimum allowed metallization thickness within the range specified in the manufacturing specification and controls.
- c) Use the minimum actual design metallization widths, not mask widths, including appropriate allowance for narrowing or undercutting experienced in metal etching.
- d) Areas of the barrier metals and nonconductive materials shall not be included in the calculation of the metallization cross section.
- e) Use the cross section obtained from steps b) through d) multiplied by 0.75 for calculation of the maximum current density to compensate for reduction of the metallization cross section due to thinning, bond or scratches.

				•
-	AXA-QTS-2020C	JAXA	Page	– A-3 –
	30 March 2021	Parts Specification		,
A.2.1.2	•	cified in detail specification, all se	•	
	minimum of 0.20µm fe	sivation thickness shall be a mini or Si₃N₄ unless otherwise specified cover all conductor surfaces exce	d in the detail spe	cification.
A.2.1.3	Semiconductor Chip	Thickness		
	Unless otherwise spe thickness shall be 0.1	cified in detail specification, the m 5mm.	inimum semicono	ductor chip
A.2.1.4	Plating for Back Surfa	ace of Semiconductor Chip		
		e of semiconductor chip is plated and 1.00µm. Electrolytic plating sł ctor chips.	•	
A.2.1.5	Radiation Hardness A	Assurance		
	•	used for radiation hardened hybri group 4 in Tables A-2 to Table A-4	•	he lot
A.2.2	Lot Evaluation			
	each wafer lot. Unless applied. Table A-3 or T hybrid ICs, may be appl be characterized as sep performed for subassen	perform the lot evaluation test spe otherwise specified in the detail sp able A-4, which performs some te ied when semiconductor chips are parate chips. In this case, tests sp ably parts. Tests specified in Tabl s of hybrid ICs. Paragraph A.2.3 r ductor chips.	becification, Table sts as in-process e mounted such the becified in Table A le A-4 shall be pe	e A-2 shall be tests of hat they can A-3 shall be rformed for
A.2.2.1	Samples and Sampli	ng Plan		
	1) Class I hybr	lot evaluation test shall be as follo id IC all be randomly selected from sem		produced
		gle wafer lot.		
	from severa	y be randomly selected from sem I wafer lots. When SOI chips are ot shall be evaluated.	•	•
	, .	subgroups 2c) and 2d) shall be pr chniques of semiconductor mount		

used in the hybrid IC.

J,	AXA-QTS-2020C 30 March 2021	J A X A Parts Specification	Page	– A-4 –
	4a) and 5 of Tab and 5 of Table A	e specified in detail specification, s le A-2, subgroups 3, 4a) and 5 of -4 shall be packaged and sealed i the requirement specified in parag	Table A-3 and suin compliance wit	bgroups 4a)
A.2.2.2	the cause and proble replaced with chips m	tion st failed because of an equipment n shall be documented in detail ar ade from the same wafer. The re ously with the failed chips. The re	nd the failed chips placed chips mus	s can be it pass all
A.2.2.3	managed in accordan 3.2.1. a) Test items b) Document numb c) Quantity of pass d) Date of test and e) Miscellaneous te	ords tion tests shall contain a minimum ace with a quality assurance progra er and established date of test pro- ed and failed products name or identification code of the est records (e.g., temperature char a of electrical parameter tests	am specified in pa ocedures operator	
A.2.3	<ul> <li>When a manufacturer waa) or b) specified below</li> <li>PRF-38534 a) or b), ES qualified products d) or (semiconductor chips), and 5a) Electrostatic distribution.</li> <li>The test shall be performant.</li> <li>a) JANKC discrete set 19500) or MIL-PRF.</li> <li>b) MIL-PRF-19500 quadratic semiconductor. Or (listed on QML-385) in accordance with</li> </ul>	•	or chips correspo 3.3, Appendix C o products c) and xternal dimension diation hardness t A-2 shall be perfe 2.2.1, A.2.2.2 and lified chip (listed o ted on QML-3853 ) other than JANH lified under MIL-F nd passed the eva	f MIL- JAXA hs est <sup>(1)</sup> formed as d A.2.2.3. d A.2.2.3. on QML- 5). (C discrete PRF-38535 aluation test

	XA-QTS-2 0 March 2		J A X A Parts Specification	Page	– A-5 –
I	b 3	e exempted w 8535, ESCC-{	ardness test and/or electrostatic d /hen the semiconductor chips liste 5000 or ESCC-9000 qualified chip 30 qualified chips meet the require	ed on QML-19500 s and JAXA-QTS	and QML- -2010 or
4.2.3.1	Notice	of Acquisition			
		owing items m conductor chip	ust be specified in the procureme s.	nt specification fo	r acquisition
	sei	nsitivity test, if llowing data re Certificate o Test results	•	o e) of paragraph	-

JAXA-QTS-2020C	JAXA	Dama	A C
30 March 2021	Parts Specification	Page	– A-6 –

Sub- group	Test item	Test method/conditions <sup>(1)</sup>	Sample size (accept no.)
	a) DC parameters	As specified in the procurement specification.	100%
1	b) Visual inspection	2010 <sup>(2)</sup> 2072 <sup>(3)</sup> and 2073 <sup>(3)</sup>	100%
2	a) SEM inspection	As specified in the procurement specification.	As specified in the procurement specification.
	b) Inspection for external dimensions (semiconductor chip)	As specified in the procurement specification.	3 (0)
	c) Bond strength	2011	3 (0) <sup>(4)</sup>
	1) Thermocompression	1) Condition C or D	
	2) Ultrasonic	2) Condition C or D	
	3) Flip-chip	3) Condition F	
	4) Beam lead	4) Condition H	
	5) Thermosonic	5) Condition C or D	
	6) Resistance welding	6) Condition C or D	
	d) Die shear strength	2019	3 (0)
	a) Stabilization bake	1008/Condition C	
	<ul> <li>b) Temperature cycling</li> <li>c) Electrical parameter test</li> <li>d) High temperature reverse bias life test<sup>(6)</sup></li> </ul>	1010/Condition C As specified in the procurement specification. As specified in the procurement specification (72 hrs. at 150°C).	10 (0)
<b>3</b> <sup>(5)</sup>	e) Electrical parameter test <sup>(6)</sup>	As specified in the procurement specification.	10 (0)
	f) Steady-state operating life test g) Electrical parameter test	As specified in the procurement specification (min. 240 hrs. at 125°C). As specified in the procurement specification.	
	a) Total dose test	1019, and as specified in the procurement specification.	5 (0)
<b>4</b> <sup>(6)</sup>	b) Single event test (expect for power, discrete semiconductor)	As specified in ASTM F 1192, JESD 57, 1080 <sup>(3)</sup> or procurement specification.	As specified in the procurement specification.
<b>-</b> , ,	c) SEB test (power, discrete semiconductor)	1080 <sup>(3)</sup>	As specified in the procurement specification.
	d) SEGR test (power, discrete semiconductor)	1080 <sup>(3)</sup>	As specified in the procurement specification.
5(6) (7)	a) Electrostatic discharge sensitivity test	3015; Pin combination and the electrical parameters before and after testing shall be as specified in the procurement specification.	3 (0) <sup>(8)</sup>

### Table A-2. Lot Evaluation Test for Semiconductor Chips

Notes:

 $^{(1)}$  Four-digit number refers to the test method number used in MIL-STD-883.

<sup>(2)</sup> Condition A shall be applied for class I hybrid IC. Condition B shall be applied for class II hybrid IC.

JAXA-QTS-2020C	JAXA	Daga	۸ <b>7</b>
30 March 2021	Parts Specification	Page	- A-7 -

- <sup>(3)</sup> The number refers to the test method number used in MIL-STD-750.
- <sup>(4)</sup> 15 samples of wire or bonding shall be tested for each semiconductor chip. When sample size is less than 15, all samples shall be tested.
- <sup>(5)</sup> These tests are only performed with the first purchase lot or when a design change has been implemented for class II hybrid IC. When the first lot of purchased parts for other hybrid ICs is already evaluated, these tests are not needed (not considered as first procurement lot).
- <sup>(6)</sup> The tests shall be performed when specified in the procurement specification.
- <sup>(7)</sup> These tests are only performed with the first purchase lot or when a design change has been implemented. When the first lot of purchased parts for other hybrid ICs is already evaluated, these tests are not needed (not considered as first procurement lot).
- <sup>(8)</sup> The sample size is applied for identical pin combination.

JAXA-QTS-2020C	JAXA	Daga	A 0
30 March 2021	Parts Specification	Page	– A-8 –

Table A-3.	Lot Evaluation	<b>Test for Semiconductor</b>	Chips at	Subassembly level
------------	----------------	-------------------------------	----------	-------------------

Sub- group	Test item	Test method/conditions <sup>(1)</sup>	Sample size (accept no.
	a) DC parameters	As specified in the procurement	100%
		specification.	4000/
1	b) Visual inspection	2010 <sup>(2)</sup> 2072 <sup>(3)</sup> and 2073 <sup>(3)</sup>	100%
2	a) SEM inspection	As specified in the procurement	As specified in the
		specification.	procurement specification
	b) Inspection for external	As specified in the procurement	3 (0)
	dimensions (semiconductor chip)	specification.	
	c) Bond strength	2011	3 (0) <sup>(4)</sup>
	1) Thermocompression	1) Condition C or D	0 (0)
	2) Ultrasonic	2) Condition C or D	
	3) Flip-chip	3) Condition F	
	4) Beam lead	4) Condition H	
	5) Thermosonic	5) Condition C or D	
	6) Resistance welding d) Die shear strength	6) Condition C or D 2019	3 (0)
	a) Stabilization bake <sup>(7)</sup>	a) 1008/Condition C (24 hours at 150°C)	0 (0)
	b) Temperature cycling	b) 1010/Condition C (10 minutes at -	
		65°C, 10 minutes at +150°C)	
	c) Sealing test	c) 1014 <sup>(8)</sup>	
	d) Particle Impact Noise Detection Test	d) 2020/Condition A	
	e) Radiograph inspection	e) 2012 only for Y-axis	
	f) Interim electrical	f) As specified in the detail	1000/
3(5)(6)	parameter test (Ta=25 ⁰C)	specification <sup>(9)</sup>	100%
	g) Burn-in	g) As specified in 1015 and the detail	
		specification.	
		Class I: 240 hours at minimum 125⁰C Class II: 168 hours at minimum 125⁰C	
	h) Final electrical	h) As specified in the detail	
	parameter test (Ta=25	specification <sup>(9)</sup> .	
	C)		
	i) External visual inspection	i) 2009	
	a) Total dose test	1019, and as specified in the	E (0)
	b) Single overt test (expect	procurement specification. As specified in ASTM F 1192, JESD 57,	5 (0)
	b) Single event test (expect for power, discrete	$1080^{(3)}$ or procurement specification.	As specified in the procurement specification
<b>4</b> <sup>(10)</sup>	semiconductor)	record of production of production.	As specified in the detail
•	c) SEB test (power,	1080 <sup>(3)</sup>	specification.
	discrete semiconductor)		As specified in the detail
	d) SEGR test (power,	1080 <sup>(3)</sup>	specification.
	discrete semiconductor)		
	a) Electrostatic discharge	3015; Pin combination and the electrical	
5 <sup>(10)</sup>	sensitivity test	parameters before and after testing shall	3 (0) <sup>(12)</sup>
(11)		be as specified in the procurement specification.	
		specification.	

JAXA-QTS-2020C	JAXA	Page	– A-9 –
30 March 2021	Parts Specification	Fage	– A-9 –

Notes:

<sup>(1)</sup> Four-digit number refers to the test method number used in MIL-STD-883.

- <sup>(2)</sup> Condition A shall be applied for class I hybrid IC. Condition B shall applied for class II hybrid IC.
- <sup>(3)</sup> The number refers to the test method number used in MIL-STD-750.
- <sup>(4)</sup> 15 samples of wire or bonding shall be tested for each semiconductor chip. When sample size is less than 15, all samples shall be tested.
- <sup>(5)</sup> Unless otherwise allowed, the test items shall be performed in this order.
- <sup>(6)</sup> Semiconductor chips shall be sealed and package shall be mounted by the manufacturer.
- <sup>(7)</sup> This test may be performed before sealing.
- <sup>(8)</sup> Only the gross leak test shall be performed. Test condition C1 shall apply except for the vacuum/pressurization cycles.
- <sup>(9)</sup> When specified in the detail specification, changes of electrical parameter measurements between pre- and post-burn-in test shall be calculated. If the changes exceed the specified delta limits, the product shall be rejected. For class I subassembly parts, the PDA (percent defective allowable) of the burn-in test shall be 5% for all failures (same failure mode) (a single failure is allowed) and 3% for functional failures (a single failure is allowed). For class II subassembly parts, the PDA of the burn-in test shall be 5% for all failures (same failure mode) (a single failure is allowed). The lots that failed to meet these PDA requirements shall be disposed in accordance with paragraph B.3.2.
- <sup>(10)</sup> The tests shall be performed when specified in the procurement specification.
- <sup>(11)</sup> These tests are only performed with the first purchase lot or when a design change has been implemented. When the first lot of purchased parts for other hybrid ICs is already evaluated, these tests are not needed (not considered as first procurement lot).
- <sup>(12)</sup> The sample size is applied for identical pin combination.

	AXA-QTS-2020C 30 March 2021	J A X A Parts Specification	Page	– A-10 –	
Table A-4. Lot Evaluation Test for Semiconductor Chips at Semi- Assembly Hybrid ICs Level					
Cut			O a manufactoria	()	

Sub- group	Test item	Test method/conditions <sup>(1)</sup>	Sample size (accept no.)	
	a) DC parameters	As specified in the procurement	100%	
1	b) Visual inspection	specification. 2010 <sup>(2)</sup> 2072 <sup>(3)</sup> and 2073 <sup>(3)</sup>	100%	
2	a) SEM inspection	As specified in the procurement specification.	As specified in the procurement specification.	
	b) Inspection for external dimensions (semiconductor chip)	As specified in the procurement specification.	3 (0)	
	<ul> <li>c) Bond strength</li> <li>1) Thermocompression</li> <li>2) Ultrasonic</li> <li>3) Flip-chip</li> <li>4) Beam lead</li> <li>5) Thermosonic</li> </ul>	2011 1) Condition C or D 2) Condition C or D 3) Condition F 4) Condition H 5) Condition C or D	3 (0) <sup>(4)</sup>	
	<ul><li>6) Resistance welding</li><li>d) Die shear strength</li></ul>	6) Condition C or D 2019	3 (0)	
<b>3</b> (5)(6)(7)	<ul> <li>a) Internal visual inspection</li> <li>b) Interim electrical</li> <li>parameter test (Ta=25 °C)</li> <li>c) Burn-in test</li> <li>d) Final electrical</li> <li>parameter test (Ta=25 °C)</li> <li>e) Internal visual inspection</li> </ul>	<ul> <li>b) Group A Subgroups 1, 4, 7, 9<sup>(8)</sup></li> <li>c) As specified in 1015 and the detail specification.</li> <li>Class I: 240 hours at minimum 125°C</li> <li>Class II: 168 hours at minimum 125°C.</li> <li>d) Group A Subgroups 1, 4, 7, 9<sup>(8)</sup></li> </ul>	100%	
<b>4</b> <sup>(9)</sup>	<ul> <li>a) Total dose test</li> <li>b) Single event test (expect for power, discrete semiconductor)</li> <li>c) SEB test (power, discrete semiconductor)</li> <li>d) SEGR test (power, discrete semiconductor)</li> </ul>	1019, and as specified in the procurement specification. As specified in ASTM F 1192, JESD 57, 1080 <sup>(3)</sup> or procurement specification. 1080 <sup>(3)</sup> 1080 <sup>(3)</sup>	5 (0) As specified in the procurement specification. As specified in the detail specification. As specified in the detail specification.	
5(9) (10)	a) Electrostatic discharge sensitivity test	3015; Pin combination and the electrical parameters before and after testing shall be as specified in the procurement specification.	3 (0) <sup>(11)</sup>	

Notes:

<sup>(1)</sup> Four-digit number refers to the test method number used in MIL-STD-883.

<sup>(2)</sup> Condition A shall be applied for class I hybrid IC. Condition B shall applied for class II hybrid IC.

 $^{(3)}$  The number refers to the test method number used in MIL-STD-750.

JAXA-QTS-2020C 30 March 2021	J A X A Parts Specification	Page	– A-11 –
	• •		

- <sup>(4)</sup> 15 samples of wire or bonding shall be tested for each semiconductor chip. When sample size is less than 15, all samples shall be tested.
- <sup>(5)</sup> Unless otherwise allowed, the test items shall be performed in this order.
- <sup>(6)</sup> Since test sample is unsealed, burn-in test shall be performed in inert gas atmosphere.
- <sup>(7)</sup> Semiconductor chips shall be mounted on the substrate by the QML manufacturer.
- <sup>(8)</sup> When specified in the detail specification, changes of electrical parameter measurements between pre- and post-burn-in test shall be calculated. If the changes exceed the specified delta limits, the product shall be rejected. For class I semi-assembly hybrid IC, the PDA (percent defective allowable) of the burn-in test shall be 5% for all failures (same failure mode) (a single failure is allowed) and 3% for functional failures (a single failure is allowed). For class II semi-assembly hybrid IC, the PDA of the burn-in test shall be 5% for all failures (same failure mode) (a single failure is allowed). The lots that failed to meet these PDA requirements shall be disposed in accordance with paragraph B.3.2.
- <sup>(9)</sup> The tests shall be performed when specified in the procurement specification.
- <sup>(10)</sup> These tests are only performed with the first purchase lot or when a design change has been implemented. When the first lot of purchased parts for other hybrid ICs is already evaluated, these tests are not needed (not considered as first purchase lot).
- <sup>(11)</sup> The sample size is applied for each pin combination.

JAXA-QTS-2020C 30 March 2021	J A X A Parts Specification	Page	– B-i –			
Р	ROCEDURE FOR SCREENING					
B.1. Scope			B-1			
	ons					
B.2.1 Environmental Co	onditions		B-1			
B.2.1.1 Constant Te	mperature Chamber		B-1			
B.2.3 Test Frequency			B-2			
B.2.4 Accuracy			B-2			
B.3. Procedure for Screen	ing Test		B-2			
B.3.1 Disposition of Re	jected Lots		B-3			
B.3.2 Burn-in and Reve	erse Bias Burn-in Screen Failures	and Reselection.	B-3			
B.3.3 Failures Due to T	est Apparatus Failure or Operator	Error	B-3			
B.3.4 Records of Scree	ening Tests		B-3			

This document is the English version of JAXA QTS/ADS which was originally written and authorized in Japanese and carefully translated into English for international users. If any question arises as to the context or detailed description, it is strongly recommended to verify against the latest official Japanese version.

JAXA-QTS-2020C	JAXA	Page	– B-1 –
30 March 2021	Parts Specification		
	APPENDIX B		
P	PROCEDURE FOR SCREENING		
B.1. Scope			
This appendix establishes	the screening test procedure.		
B.2. General Test Conditions	e performed under the general tes	st conditions spec	rified herein
	e performed under the general tes		
B.2.1 Environmental Condition	ns		
Unless otherwise specif	ied in the detail specification, all in	spections shall b	e
	mperatures between 20 and 30°C		•
	nd atmospheric pressure between parameters must be closely contr		Pa.
-	e test shall be performed using app		center
-	rameters as established in the def	tail specification a	and
quality assurance progra	am.		
B.2.1.1 Constant Temperatur	e Chamber		
•	ne constant temperature chamber sts shall satisfy the following requi		bilization
· -	tribution in the operating temperat	-	
-	tribution in the operating temperat rature, whichever is greater.	ure range shall b	e 6°C or 6%
•	iation in the operating temperature	e range	
-	iation in the operating temperature	e range shall be :	±2°C or ±4%
of the set temper	rature, whichever is greater.		
B.2.2 Orientations			
The hybrid IC orientation	n for tests that require application	of external mech	anical
forces shall be as show	n in Figure B-1.		



of lead tips.

,	JAXA-QTS-2020C 30 March 2021	J A X A Parts Specification	Page	– B-3 –
B.3.1	and disposed. A product the qualification test or constrained by products can be used showing the second se	Lots the screening tests, it shall be id t that failed the electrical tests a quality conformance inspection ir nall be properly identified and ret ermal environments as those ap	nd is to be used in which electrically urned to the inspe	subgroups of defective ction lot for
B.3.2	The products that failed burn-in or reverse bias to B.3.1. The inspection loc the samples only once p a) Percent defective b) Failure analysis (in paragraph C. specified. c) Specified failure between JAXA a The PDA of reselection	as Burn-in Screen Failures and F to satisfy the specified PDA (per burn-in tests shall be disposed in t may be used for the remaining ber the following procedures. e does not exceed twice the spe is performed in accordance with 4.6.1, Appendix C of JAXA-QTS causes and re-selecting are revi and the purchaser and approved. shall be 3% for all failures (or for ctional failures (or for one failure,	cent defective allo accordance with p screening tests by cified PDA (for all the Failure Analys -2000) and failure ewed at TRB, con	paragraph y re-selecting failures). sis Program causes are sulted never is
B.3.3	If a product failed the bu which resulted in a lot fa screening test, the many reasons and conduct a f	paratus Failure or Operator Erro rn-in test due to test apparatus f ilure, the screening test may be ufacturer shall record the failure ailure analysis (in accordance w he TRB must have determined th r degradation.	ailure or operator continued. To cor with detailed desc ith paragraph C.4.	ntinue the ription of 6.1 of
B.3.4	<ul> <li>controlled in accordance</li> <li>a) Test item</li> <li>1) Inspection lot iden</li> <li>2) Document numbe</li> <li>3) Quantity and dispection date ar</li> <li>5) Measurements of reverse bias burn-</li> </ul>	hall include a minimum of the fo with paragraph 3.2.1.	tructions id ICs on code I after the burn-in t	test or

JAXA-QTS-2020C	JAXA	Dava	– B-4 –
30 March 2021	Parts Specification	Page	— D-4 —

Table B-1.	Screening Test
------------	----------------

		i. Screening rest		
Order	Test item <sup>(3)</sup>	Test method/condition <sup>(1) (2)</sup>	Class I Hybrid IC	Class II Hybrid IC
1	Stabilization bake <sup>(4)</sup>	1008/C (24 hours at 150°C)	Х	Х
2	Temperature cycling	1010/C	Х	Х
3	Constant acceleration or mechanical shock	2001/B <sup>(5)</sup> , Y <sub>1</sub> direction only 2002/B, Y <sub>1</sub> direction only <sup>(6)</sup> or 213/C, Y <sub>1</sub> direction only <sup>(7)</sup>	Х	Х
4	Visual inspection	(8)	Х	Х
5	Particle Impact Noise Detection test	2020/A	Х	Х
6	(Blank)			
7	Radiographic inspection	2012, Y direction only	Х	
8	Interim electrical parameters (subgroups 1, 4, 7 and 9, Group A, pre burn-in Appendix C)	In accordance with the detail specification. <sup>(9)</sup>	Х	Х
9	Burn-in test	1015, in accordance with the detail specification.	X (240Hr, Min 125℃)	X (168Hr, Mir 125℃)
10	Interim electrical parameters (subgroups 1, 4, 7 and 9, Group A, post burn-in Appendix C)	In accordance with the detail specification. <sup>(9)</sup>	Х	X
11	Reverse bias burn-in test <sup>(10) (11)</sup>	1015, in accordance with the detail specification.	X (240Hr, Min 125℃)	X (168Hr, Mir 125℃)
12	Interim electrical parameters (subgroups 1, 4, 7 and 9, Group A, post reverse bias burn-in, Appendix C)	In accordance with the detail specification. <sup>(9)</sup>	Х	х
13	Seal	1014	Х	X X
14	<ul> <li>Final electrical parameter test</li> <li>a) Static test <ol> <li>25°C (subgroup 1, Group A, Appendix C)</li> </ol> </li> <li>2) Maximum and minimum operating temperature (subgroups 2 and 3, Group A, Appendix C)</li> <li>b) Dynamic test <ol> <li>2°C (subgroup 4, Group A, Appendix C)</li> </ol> </li> <li>2) Maximum and minimum operating temperature (subgroups 5 and 6, Group A, Appendix C)</li> <li>c) Functional test <ol> <li>25°C (subgroup 7, Group A, Appendix C)</li> </ol> </li> <li>c) Functional test <ol> <li>2°C (subgroup 7, Group A, Appendix C)</li> </ol> </li> <li>2) Maximum and minimum operating temperature (subgroup 8, Group A, Appendix C)</li> <li>d) Switching test <ol> <li>2°C (subgroup 9, Group A, Appendix C)</li> </ol> </li> <li>2) Maximum and minimum operating temperature (subgroup 10 and 11,</li> </ul>	In accordance with the detail specification <sup>(12)</sup> .	X	
15	Group A, Appendix C) External visual	2009	Х	Х

Notes:

<sup>(1)</sup> Four-digit number refers to the test method number specified in MIL-STD-883. <sup>(2)</sup> Three-digit number refers to the test method number used in MIL-STD-202.

JAXA-QTS-2020C 30 March 2021	J A X A Parts Specification	Page	– B-5 –
	-		-

<sup>(3)</sup> Unless otherwise allowed, the test items shall be performed in this order.

- <sup>(4)</sup> The test may be performed immediately before sealing.
- <sup>(5)</sup> Use condition A when the internal sealing of the package exceeds 50.8mm.
- <sup>(6)</sup> Applied to hybrid ICs not consisting of sheet transformer.
- <sup>(7)</sup> Applied to hybrid ICs consisting of sheet transformer.
- <sup>(8)</sup> The hybrid ICs are inspected for damages such as any loss of leads, damage to the package and separation of lids.
- <sup>(9)</sup> When specified in the detail specification, the variation of electrical parameter measurements between pre- and post-burn-in test shall be calculated for class I hybrid IC. If a variation exceeds the specified delta limits, the hybrid IC shall be rejected. For class II hybrid IC, calculation of the variation of electrical parameter measurements are not applied. The PDA of the burn-in test of class I hybrid IC shall be 5% on all failures (one failure is allowed) and 3% on functional failures (one failure is allowed). The PDA of the burn-in test of class II hybrid IC shall be 10% on all failures (one failure is allowed) and 3% on functional failures (one failure is allowed). The lots that fail to pass these requirements shall be disposed of in accordance with paragraph B.3.2.
- <sup>(10)</sup>The order of the burn-in and reverse bias burn-in tests may be changed.
- <sup>(11)</sup>This test shall be performed when specified in the detail specification. If not specified, this test and subsequent interim electrical tests (post reverse bias burn-in) may be exempted.
- <sup>(12)</sup>Subgroups, in which electrical parameters of the products are not included, may be exempted.

JAXA-QTS-2020C 30 March 2021	J A X A Parts Specification	Page	– C-i –			
	PROCEDURES FOR					
	QUALIFICATON TEST AND					
QUA	LITY CONFORMANCE INSPECT	ON				
-						
	ons					
	onditions					
	mperature Chamber					
-						
•						
	ication Test and Quality Conforma					
	t Procedures					
	lectrical Parameter Test					
•	cation					
	ality Conformance Inspection					
C.3.3.1 End-Point E	lectrical Parameter Test		C-4			
•	of Groups C, D and E Tests					
•	cation					
C.3.4 Criteria for Pass/	Fail		C-6			
	n					
	to Test Equipment Failure or Oper					
	sition of Sample					
	Test					
	ctive Test					
	ess Test					
	Гest					
÷	t Test					
C.3.7 Records of Quali	C.3.7 Records of Qualification Test and Quality Conformance InspectionC-9					

This document is the English version of JAXA QTS/ADS which was originally written and authorized in Japanese and carefully translated into English for international users. If any question arises as to the context or detailed description, it is strongly recommended to verify against the latest official Japanese version.

J	AXA-QTS-2020C	JAXA	Dese	0.1			
	30 March 2021	Parts Specification	Page	– C-1 –			
	APPENDIX C						
	PROCEDURES FOR QUALIFICATION TEST AND QUALITY CONFORMANCE INSPECTION						
r	<ul> <li>C.1. Scope</li> <li>This appendix establishes the procedures for the qualification test and quality conformance inspection.</li> </ul>						
Г	General Test Conditions The qualification test and following conditions.	quality conformance inspection sh	all be performed	under the			
C.2.1	C.2.1 Environmental Conditions Unless otherwise specified in the detail specification, all tests shall be performed at ambient temperatures between 20 and 30°C, relative humidity between 20 and 90% and atmospheric pressure between 86.7 and 106.7kPa. Whenever the parameters specified herein must be closely controlled in order to obtain reproducible results, the test shall be performed using appropriate control center values and tolerance parameters established in the quality assurance program.						
C.2.1.1	<ul> <li>C.2.1.1 Constant Temperature Chamber</li> <li>The performance of the constant temperature chamber used for the steady-state life test shall meet the following requirements.</li> <li>a) Temperature distribution in the operating temperature range Temperature distribution in the operating temperature range shall be 6°C or 6% of the set temperature, whichever is greater.</li> <li>b) Temperature variation in operating temperature range Temperature variation in the operating temperature range of the set temperature, whichever is greater.</li> <li>b) Temperature variation in the operating temperature range shall be ±2°C or ±4% of the set temperature, whichever is greater.</li> </ul>						
C.2.2	C.2.2 Orientations The hybrid IC orientation for tests that require application of external mechanical forces shall be as shown in Figure C-1.						



J	AXA-QTS-2020C	J A X A	Daga	– C-3 –
	30 March 2021	Parts Specification	Page	- 0-3 -
	conditions of para Level I shall be a 2) For non-first article	e, quality conformance inspection agraph C.2 and in accordance with	n paragraphs C.3 shall be performe	.1 and C.3.3. ed under the
C.3.1	inspections using samp specified as the samplin Appendix D. When both sampling shall be perfor Appendix D with the exc If samples are damaged damaged samples may	d quality conformance inspection les taken from an inspection lot. V ig level, the sampling shall be perf in the sample size and accept num med in accordance with the samp ception of sample size and accept d due to test apparatus failure or o be substituted with spare samples e spare samples shall be specified	Vhen the LTPD is formed as specified ber are specified ling procedures of number determin perator error, the s (paragraph C.3.	ed in , of nation.
C.3.2	C-4 and C-5 (the Group manufactured in accord which have passed the test shall be conducted Unless otherwise specif group may be performe be performed in the ord of Group A and subgrou	all be performed in accordance wi s A, B, C, D and E tests) for produ ance with the quality assurance pr screening test. Sampling for the C using Level I in Tables. ied in the detail specification, subg d in any order, but individual tests er shown in Tables C-2, 3, 4 and 5	icts of an inspect ogram for hybrid Groups A, B, C, D groups of the sam within a subgrou 5 except for all su	ion lot IC and and E ne test p shall bgroups
C.3.2.1	require the end-point If the end-point electr	Parameter Test arameters shall be measured in ac electrical parameter test in the qua ical parameter measurements are ters for the final electrical paramet	alification test. not specified in t	he detail
C.3.2.2	taken from each inspe	ot consists of multiple inspection s ection sublot shall be equal (or as C and D tests. However, a minim	equal as possible	e) for each

J	AXA-QTS-2020C 30 March 2021	J A X A Parts Specification	Page	– C-4 –		
	used for the Group B tests. A minimum of five and two samples shall be used for the subgroups 1 and 2 of Group C tests, respectively.					
C.3.3 Procedure for Quality Conformance Inspection All inspection lots to be delivered in accordance with this specification shall pass the quality conformance inspection in accordance with Tables C-1, C-2, C-3, C-4 and C-5 (Groups A, B, C, D and E tests), except as specified in paragraph C.3.3.2. For first article, level I shall be applied. For non- first article, level II shall be applied. Unless otherwise specified in the detail specification, the subgroups in the same test may be performed in any order, but individual tests within a subgroup shall be performed in the order shown in Tables C-2, C-3, C-4 and C-5, except for all subgroups of Group A and subgroup 2 of Group B tests. Samples subjected to the non-destructive tests may be subjected to other subgroups.						
C.3.3.1	End-Point Electrical F The end-point electric paragraph C.3.2.1.	Parameter Test al parameter test shall be perform	ed in accordance	e with		
C.3.3.2	<ul> <li>exempted by utilizing</li> <li>a) Exemption of Grauniess otherwise allowable.</li> <li>For class I hybrid hybrid IC of the senumber) was initist screening test or lot.</li> <li>For class I hybrid class I or class II hybrid class I or class II hybrid date of the success as a valid data for b) Exemption of Graw When the Group package type (in completion date be utilized as a valid data a valid data for be utilized as a valid data for b</li></ul>	wing conditions is satisfied, the Gr test data. oup C test by utilization of data e specified in the detail specification d IC, when the Group C quality con- same type (having the same indivi- iated within a year from the comple- inspection, the test data may be u- d IC, when the Group C quality co- hybrid IC of the same type (havin he part number) was initiated within essful screening test or inspection,	on, the following on formance inspect dual identification etion date of the utilized as a valid onformance inspe- ing the same indivi- in a year from the the test data man of a hybrid IC has within a year from r inspection, the t	cases are ction of a of the part successful data for this ction of a idual e completion by be utilized aving a same the est data may		

JAXA-QTS-2020C 30 March 2021		J A X A Parts Specification	Page	– C-5 –
	same package t c) Exemption of Gr Unless otherwise exempted when semiconductor of performance are inspection, have chips composing wafer lot shall be When radiation I hybrid ICs manu	e considered as Group D tests for ype (including lead finish). roup E tests by utilization of data e specified in the detail specificat the hybrid ICs, which were manu chips of the same wafer lot and de e identical to hybrid ICs to be sub passed the Group E tests (If waf g hybrid IC is different, each semi e tested). hardness test is performed for ea factured from the semiconductor e test, the existed data may be uti	ion, the Group E to factured from the esign, construction mitted to quality co er lot of some sen conductor chip of ch semiconductor chips of the same	ests may be and onformance niconductor different chip, and if wafer lot
C.3.3.3	Sample Allocation Samples shall be allo following paragraphs.	cated to Groups A, B, C, D and E	tests in accordan	ice with the
C.3.3.3.1	samples taken fror	n lot consists of multiple inspection n each inspection sublot shall be of the Group A test.		
C.3.3.3.2	an inspection lot has sublots shall be co	n lot consists of multiple inspections as passed a subgroup of the Grou Insidered to have passed the sub Expection sublot may be used for e	up B test, other ins group. Therefore,	spection samples
C.3.3.3.3	an inspection lot h sublots shall be co from any single ins test. Unless otherwise s Group C test shall	In lot consists of multiple inspection as passed a subgroup of the Group insidered to have passed the sub- spection sublot may be used for e specified in the detail specification have passed the Group A test. The even if the lots fail the Group B, D	up C test, other ins group. Therefore, ach subgroup of th n, the inspection lo The result of the G	spection samples he Group C t for the

JAXA-QTS-2020C 30 March 2021		J A X A Parts Specification	Page	– C-6 –
C.3.3.3.	When an inspection sublot of the inspec sublots (all the sub passed the subgrou be used for each su Unless otherwise s in the same inspec	n lot consists of multiple inspection ction lot has passed a subgroup of lots of the same package type) sh up. Therefore, samples from any ubgroup of the Group D test. pecified in the detail specification, tion lot or empty packages of the s D test shall remain valid even if th	the Group D tes all be considered single inspection electrically defec same type may b	t, other l to have sublot may ctive products e used. The
C.3.3.3.	This test shall be p consists of hybrid l lot and if any sublo inspection sublots s Unless otherwise s E test shall have pa	erformed for each inspection suble Cs manufactured using semiconde t of an inspection lot has passed t shall be considered to have passe pecified in the detail specification, assed the Group A test prior to the of the Group E test are valid even	uctor chips from a he Group E test, d the Group E te inspection lots fo performance of	a single wafer all of the st. or the Group the Group E
C.3.4	conformance inspection qualification test, the ma lot in accordance with pa specified in paragraph 3 When any lot has failed	st items, the lot shall pass the qua . When any lot has failed during a anufacturer shall dispose of the pro aragraph C.3.5, cancel the tests, a .4.1.6 of JAXA-QTS-2000. during any subgroups of the quali turer shall dispose of the products aph C.3.5.	ny subgroup tests oducts in the insp and follow the pro ty conformance	s of the bection becdure
C.3.4.1	the samples reselected	ed during any subgroups of the qu ed from the failed lot may be used o), 2c), 2d) or the Group C tests.	for retest unless	the lot failed

- a) When any lot has failed in subgroup 1, 2a), or 4 of the Group B test, it may be resubmitted for re-test. The sample size for the failed subgroup shall be doubled. No failure is allowed.
- b) When any lot has failed in subgroups of the Group B test other than those specified in a) above or subgroups of Groups A, D and E tests, the lot shall be subjected to a failure analysis specified in paragraph 3.6.1 of JAXA-QTS-2000.

	AXA-QTS-2020C 30 March 2021	J A X A Parts Specification	Page	– C-7 –
	pertains to one c 1) Random fail	y continue when the TRB has dete of the following categories. Tures which are not related to basi to defects that can be effectively t.	c design or proce	esses.
C.3.4.2	If a sample failed due rejection in the qualifi- the same inspection le sample, the manufact paragraph 3.6.1 of JA failure was caused du	quipment Failure or Operator Error to test apparatus failure or operat cation test and quality conformand ot shall be used as a substitute sa urer shall perform a failure analys XA-QTS-2000 and the TRB must te to test apparatus failure or oper Il tests that were performed with th	tor error, which re te inspection, a p mple. To use a s is in accordance have determined ator error. The s	roduct from substitute with that the ubstitute
C.3.5	destructive tests (paragetest, or are in rejected to The samples subjected	rly identified as defective and disp raph C.3.5.1) of the Group B, C, D	or E test, have f	ailed any tion shall
C.3.5.1	<ul> <li>categorized as destruit</li> <li>a) Solderability</li> <li>b) Thermal shock to</li> <li>c) Lead integrity</li> <li>d) Moisture resistant</li> <li>e) Electrostatic disc</li> <li>f) Radiation hardne</li> <li>g) Radiation hardne</li> <li>h) Radiation hardne</li> <li>i) Radiation hardne</li> <li>j) All tests and insp</li> </ul>	est nce charge sensitivity test ess test (total dose test) ess test (single event test) ess test (SEB test) ess test (SEGR test) pections that require disassembling pections other than the ones defir	g hybrid IC ned as non-destru	uctive
	is provided, it may be	hall initially be treated as destructi changed and treated as a non-de uctive if repeated five times using	structive test. A	test is

J	AXA-QTS-2020C 30 March 2021	J A X A Parts Specification	Page	– C-8 –		
	samples pass every run of the test without any indication of cumulative degradation or failure.					
C.3.5.2	<ul> <li>3.5.2 Non-Destructive Test</li> <li>Unless otherwise specified in the detail specification, the following tests shall be categorized as non-destructive tests.</li> <li>a) Electrical parameter test</li> <li>b) Steady-state operating life test</li> <li>c) Constant acceleration</li> <li>d) External dimensions</li> <li>e) Seal test</li> <li>f) Visual inspection</li> <li>g) Particle impact noise detection (PIND) test</li> <li>h) Radiography inspection</li> </ul>					
C.3.6	<ul><li>C.3.6 Radiation Hardness Test</li><li>A minimum of the following requirements shall be specified in the detail specifications for a radiation hardness test (Group E).</li></ul>					
C.3.6.1	defined. b) Electrical paramet The end-point elec irradiation shall be c) Conditions during The time, including measurements sh d) Bias circuit	ness assurance level specified in ers to be measured and tolerance ctrical parameters to be measured defined. irradiation to end-point electrical p the annealing period, from irradi all be defined.	es d before and after parameter measu iation to post-irrad	the rements diation		
C.3.6.2	<ul> <li>The manufacturer shall define the bias circuit for the radiation hardness test.</li> <li>C.3.6.2 Single Event Test <ul> <li>a) Type of single event phenomena and threshold value</li> <li>Type of single event phenomena and threshold value shall be defined.</li> <li>b) Sample</li> <li>Samples (products or evaluation circuits) for single event test shall be defined to associate with types of single event phenomena.</li> <li>c) Electrical parameters to be measured and tolerances</li> <li>The end-point electrical parameters to be measured before and after the single event test shall be defined.</li> <li>d) Bias circuit</li> </ul> </li> </ul>					

	AXA-QTS-2020C 30 March 2021	J A X A Parts Specification	Page	– C-9 –		
	The manufacturer shall define the bias circuit for the single event test.					
C.3.6.3	<ul> <li>b) Sample Samples (products</li> <li>c) Electrical paramet</li> <li>The end-point election</li> <li>shall be defined.</li> <li>d) Bias circuit</li> </ul>	corresponding to SEB tests shall t s or evaluation circuits) for SEB te ers to be measured and tolerance ctrical parameters to be measured shall define the bias circuit for the	st shall be define s before and after			
C.3.6.4	<ul> <li>b) Sample</li> <li>Samples (products</li> <li>c) Electrical paramet</li> <li>The end-point elected</li> <li>test shall be defined</li> <li>d) Bias circuit</li> </ul>	corresponding to SEGR tests shal s or evaluation circuits) for SEGR ers to be measured and tolerance ctrical parameters to be measured ed. shall define the bias circuit for the	test shall be defir s before and after			
C.3.7	<ul> <li>C.3.7 Records of Qualification Test and Quality Conformance Inspection <ul> <li>The qualification test and quality conformance inspection records shall include a minimum of the following items and be managed in accordance with the quality assurance program specified in paragraph 3.2.1.</li> <li>a) Test items</li> <li>b) Inspection lot identification code</li> <li>c) Document number and established date of test instructions</li> <li>d) Quantity and disposition action of passed and failed products</li> <li>e) Date(s) of test and operator name or identification code</li> <li>f) Record associated with the tests (including temperature and relative humidity charts, and shock pulse waveforms)</li> </ul> </li> </ul>					
	<ul> <li>The qualification test records shall also include the following items.</li> <li>g) Measurement data of the Group A test that satisfies the specified LTPD (not applicable to the subgroups 7 and 8 tests of digital devices)</li> <li>h) Measurement data of electrical parameters at pre- and post-test required at the end of the steady-state operating life test</li> <li>i) Measurement data of external dimensions</li> <li>j) Applied force at failure and failure category in bond strength testing</li> <li>k) Applied force at failure and failure category in die shear testing</li> </ul>					

	QTS-2020C larch 2021	J A X A Parts Specification	Page	– C-10 –		
l) m)	Measurement data of electrical parameters at pre- and post-test required at the end of the radiation hardness test Measurements of pre- and post-test electrical parameters required at the end of the electrostatic discharge sensitivity test					
	Records for inspection lots of a device type initially subjected to the quality conformance inspection should also include the following items.					

- n) Measurement data of the Group A test that satisfy the specified LTPD (not applicable to the subgroups 7 and 8 tests for digital devices)
- o) Measurements of pre- and post-test electrical parameters required at the end of steady-state operating life test

Data g) to o) shall be identified by individual product serial numbers.
JAXA-QTS-2020C 30 March 2021		J A X A Parts Specification		Page	e	– C-11
	Ta	able C-1. Group A Test <sup>(</sup>	l) (2) (3) (4)			
			(	Electrica	l parame	eter test
				Samp	le size	
	Subgro	up <sup>(4)</sup>	Cla	iss I	Cla	iss II
			Level I	Level II	Level I	Level I
1	Static tests	T <sub>C</sub> = 25°C		LTF	PD 5	1
2	Static tests	$T_c$ = maximum operating temperature <sup>(5)</sup>	LTPD 7			
3	Static tests	T <sub>c</sub> = minimum operating temperature <sup>(6)</sup>	LTPD 7			
4	Dynamic tests	T <sub>C</sub> = 25°C	LTPD 5			
5	Dynamic tests	Tc = maximum operating temperature <sup>(5)</sup>	LTPD 7			
6	Dynamic tests	T <sub>c</sub> = minimum operating temperature <sup>(6)</sup>	LTPD 7			
7	Functional tests	T <sub>C</sub> = 25°C		LTF	D 5	
8	Functional tests	T <sub>c</sub> = maximum and minimum operating temperatures <sup>(5) (6)</sup>	LTPD 10			
9	Switching tests	Tc = 25°C	LTPD 7			
10	Switching tests	T <sub>c</sub> = maximum operating temperature <sup>(5)</sup>	LTPD 10			
11	Switching tests	$T_c$ = minimum operating temperature <sup>(6)</sup>	LTPD 10			

<sup>(1)</sup> Electrical parameters, measuring conditions and tolerances shall be as specified in the detail specification.

<sup>(2)</sup> Provided that when all the electrical parameters of all subgroups of the Group A tests are measured at the final electrical parameter tests of the screening tests (Appendix B), the measurement data of the final electrical parameter test of hybrid ICs which have passed the screening test may also be used as measurement data supplied for the Group A test.

<sup>(3)</sup> Samples used for the Group A test may also be used for the Group B, C, D and E tests.

<sup>(4)</sup> The same sample may be used for all subgroups.

<sup>(5)</sup> Measurements at the maximum operating temperature shall be performed after the temperatures of all internal elements (the junction temperature for semiconductor chips) are in thermal equilibrium and the package temperature has reached at least 80% of the maximum operating temperature.

<sup>(6)</sup> Measurements at the minimum operating temperature shall be performed after the junction temperature is in the thermal equilibrium and the package temperature has reached within 20% of the minimum operating temperature.

JAXA-QTS-2020C 30 March 2021		J A X A Parts Specification		Page	-	C-12 –
	Та	ble C-2. Group B Test				
			(Produ	ict stabilit	y evalua	tion test
	<b>-</b>		Sa	mple size	(accept r	no.)
Subgroup	Test method	Test condition or criteria for pass/fail	Cla	ss l	Cla	ss II
	(1)		Level I	Level II	Level I	Level I
Subgroup 1 <sup>(2) (3)</sup> a) External physical dimensions b) Internal gas analysis	2016 1018	In accordance with the detail specification	3 (0)		1	
Subgroup 2 <sup>(4)</sup> a)Resistance to solvents <sup>(2)</sup> b) Internal visual and mechanical	2015 2013 2014 and	Solvent a		(0) (0)	1 (0) 2 (0)	2 (0)
<ul> <li>c) Bond strength <ol> <li>Thermo compression</li> <li>)Ultrasonic</li> <li>Flip-chip</li> <li>Beam lead</li> <li>Thermosonic</li> <li>Resistance welding</li> </ol> </li> </ul>	2017 <sup>(10)</sup> 2011	<ol> <li>(1) Condition C or D</li> <li>(2) Condition C or D</li> <li>(3) Condition F</li> <li>(4) Condition H</li> <li>(5) Condition C or D</li> <li>(6) Condition C or D</li> </ol>	3 ((	)) <sup>(5</sup>	3 (0) <sup>(5)</sup>	3 (0) <sup>(5</sup>
d) Die shear test	2019		3 (	D) <sup>(6)</sup>	3 (0) <sup>(6)</sup>	3 (0) (6
Subgroup 3 <sup>(2) (3)</sup> Solderability	2003	245°C ± 5°C	1 (0) (7)			
Subgroup 4 <sup>(2)</sup> a) Lead integrity b) Seal 1) Fine 2) Gross	2004 1014	Condition $B_2$ Condition $A_2$ Condition $C_1$	3 (0) <sup>(8)</sup> 3 (0) <sup>(9)</sup>			

<sup>(1)</sup> Four-digit number refers to the test method number in MIL-STD-883.

<sup>(2)</sup> Electrically defective products from the same inspection lot may be used. When a hybrid IC containing sheet transformers is tested, a package containing only the sheet transformers may be used as a sample.

<sup>(3)</sup> When electrically defective products or a sample which package containing only sheet transformer are used, the samples shall be exposed to the same thermal environments that certified samples experience during the screening test (stabilization bake, temperature cycling and burn-in).

<sup>(4)</sup> When the Group C test was conducted using a single inspection lot, the samples used for subgroup 2 of the Group C test shall be used except for a) the resistance to solvents test.

<sup>(5)</sup> The sample size shall be 3 for hybrid IC tests. 15 samples for every type of wire or bonding of sample shall be tested. If sample size is less than 15, all samples shall be tested.

JAXA-QTS-2020C 30 March 2021	J A X A Parts Specification	Page	– C-13 –
	-		

- <sup>(6)</sup> The sample size shall be 3 for hybrid IC tests. All chips for each sample shall be tested. If same type of chips are included, only one chip may be tested.
- <sup>(7)</sup> The sample size shall be a minimum of 1. 15 leads shall be tested. If lead size is less than 15, all samples shall be tested.
- <sup>(8)</sup> For lead integrity, five leads of each sample shall be tested. If sample size is less than 5, all leads shall be tested.
- <sup>(9)</sup> In the case of package of which external lead does not pierce internal cavity, seal test may be exempted.
- <sup>(10)</sup> When internal visual inspection is performed in accordance with MIL-STD-883 Test Method 2017 paragraph 3.1.4 "Element Orientation", sample categorized as ACCEPT "not preferred" shall be categorized as "Fail".

JAXA-QTS-2020C 30 March 2021		J A X A Parts Specification		Page	-	C-14 –
		Table C-3. Group C Test		,	<b>D</b>	
	<b>T</b> 4		<u> </u>		Die relate	,
Sub-group	Test method	Test condition or criteria for		mple size ss l	· ·	ss II
	(1)(2)	pass/fail	Level I	Level II	Level I	Level II
Subgroup 1 a) Steady-state operating life test b) End-point electrical parameter test	1005	In accordance with the detail specification (1,000 hours at the package temperature of 125°C). 25°C, maximum and minimum temperature (including subgroup 1-11). Details as specified in detail specification.	LTPD 10	LTPD 15 <sup>(8)</sup>	12 (0)	5 (0)
Subgroup 2 a) Resistance to soldering heat <sup>(12)</sup> b) External visual c) Particle impact noise detection test	2036 2020	In accordance with detail specification. In accordance with inspection criteria of method 2009. Condition A		-		-
<ul> <li>d) Temperature cycling test</li> <li>e) Mechanical shock</li> <li>f) Constant acceleration</li> </ul>	1010 2002 or 213 2001	Condition C, 100 cycles <sup>(4)</sup> Condition B, Y <sub>1</sub> direction only <sup>(6)</sup> or condition C, 6 axes <sup>(7)</sup> Condition B <sup>(5)</sup> , Y <sub>1</sub> direction only	5 (0)	5 (0)	5 (0)	5 (0)
<ul> <li>g) Vibration</li> <li>h) Seal <ol> <li>Fine</li> <li>Gross</li> <li>External visual</li> </ol> </li> <li>j) End-point electrical parameter test<sup>(3)</sup></li> </ul>	2007	Condition A, 3 axes Condition A <sub>2</sub> Condition C <sub>1</sub> In accordance with inspection criteria of method 1010. 25°C, maximum and minimum temperature (including subgroup 1-11). Details as specified in detail specification.				
Subgroup 3 <sup>(9)</sup> a) Electrostatic discharge sensitivity test b) End-point electrical parameter test	3015	The pin combination shall be as specified in the detail specification. 25°C (including subgroup 1, 4, 7 and 9). Details as specified in detail specification.	3 (0) <sup>(10)</sup>	-	<b>3 (0)</b> (10)(11)	-

 $^{(1)}\ensuremath{\mathsf{Four-digit}}$  number refers to the test method number in MIL-STD-883.

 $^{(2)}$  Three-digit number refers to the test method number used in MIL-STD-202.

<sup>(3)</sup> This test may be performed prior to the seal test.

 $^{\rm (4)}\,20$  cycles for Level II.

JAXA-QTS-2020C	JAXA	Dere	0.45
30 March 2021	Parts Specification	Page	– C-15 –

<sup>(5)</sup> Use condition A when the internal sealing length of the package exceeds 50.8mm.

- <sup>(6)</sup> Applicable to hybrid ICs not consisting of sheet transformers.
- <sup>(7)</sup> Applicable to hybrid ICs consisting of sheet transformers.
- <sup>(8)</sup>When the inspection lot size is less than 50, the sample size and accept number may be 5 and 0, respectively.
- <sup>(9)</sup> These tests may be replaced with element tests (subgroup 5, lot evaluation test of Appendix A for semiconductor chips).
- <sup>(10)</sup> The sample size shall be applied to identical pin combination.
- <sup>(11)</sup> If specified in detail specification, test items may be exempted.
- <sup>(12)</sup> Test conditions including temperature and time shall be specified in detail specification based on mounting condition.

JAXA-QTS-2020C 30 March 2021			J A X A Parts Specification		Page	_	C-16 –
		Та	able C-4. Group D Test	:			
					(Package	e related	tests)
Subgroup			Test condition or criteria	Sample size (accept no.)			
<b>U</b>	Test method	(1)		Class I		Class II	
				Level I	Level II	Level I	Level II
Subgroup 1						L	
a) Thermal shock	1011		Condition B, 15 cycles				
b) Moisture resistance	1004						
c) Seal	1014			5 (0)			
1) Fine			Condition A <sub>2</sub>				
2) Gross			Condition C <sub>1</sub>				

 $^{(1)}$  Four-digit number refers to the test method number in MIL-STD-883.

JAXA-QTS-2020C 30 March 2021		J A X A Parts Specification		Page		C-17 –
Table C-5. Group E Test (1)						
			(F	Radiation	hardnes	s test)
			Sa	mple size	(accept n	ıo.)
Subgroup	Test method	Test condition or criteria for pass/fail	Cla	ss I	Cla	ss II
			Level I	Level II	Level I	Level II
Subgroup 1						
a) Total dose test <sup>(2)</sup>	1019 <sup>(3)</sup>	In accordance with the detail specification.	5 (0) <sup>(4) (5)</sup>			
b) End-point electrical parameter test		In accordance with the detail specification.				
Subgroup 2, except for power, discrete semiconductor <sup>(9)</sup>						
a) Single event test <sup>(7)(10)</sup>	ASTM F 1192, JESD 57 or 1080 <sup>(6)</sup>	In accordance with the detail specification.	4 (0) <sup>(8)</sup>	4 (0)	4 (0) <sup>(8)</sup>	4 (0) (11)
b) End-point electrical parameter test		In accordance with the detail specification				
Subgroup 3, power, discrete semiconductor						
a) Radiation hardness test (SEB)	1080 (6)	In accordance with the detail specification.	3 (0)	-	3 (0)	-
b) End-point electrical parameter test						
Subgroup 4, power, discrete semiconductor						
a) Radiation hardness test (SEGR)	1080 (6)	In accordance with the detail specification.	3 (0)	-	3 (0)	-
b) End-point electrical parameter test						

<sup>(1)</sup> Test shall be conducted only when specified in the detail specification.

<sup>(2)</sup>When the radiation hardness test is performed at semiconductor chip level, it shall be performed in accordance with paragraph A.2.1.5.

<sup>(3)</sup> Four-digit number refers to the test method number in MIL-STD-883.

<sup>(4)</sup> Sample size and accept number shall be applied to each inspection sublot. When multiple inspection sublots are made from a single wafer lot, a single sublot may represent the inspection lot.

<sup>(5)</sup> Sample size and accept number shall be applied to each radiation hardness assurance level.

JAXA-QTS-2020C	JAXA	Dere	C 10
30 March 2021	Parts Specification	Page	– C-18 –

<sup>(6)</sup> Four-digit number refers to the test method number in MIL-STD-750.

- <sup>(7)</sup>When the single event test is performed at semiconductor chip level, it shall be performed in accordance with paragraph A.2.1.5.
- <sup>(8)</sup> Test shall be conducted in the case of qualification tests, when required by the purchaser or when design or process is changed affecting single event characteristics.

<sup>(9)</sup>When multiple types of single event test are performed, sample size (accept number) subjected to each type of test shall be specified in the detail specification.

<sup>(10)</sup> SOI devices of each wafer lot shall be tested.

<sup>(11)</sup>Only SOI device shall be tested.

JAXA-QTS-2020C 30 March 2021	J A X A Parts Specification	Page	– D-i –

## APPENDIX D

# PROCEDURES FOR SAMPLING TEST AND INSPECTION

D.1.	Scope1	l
D.2.	Definition of Terms and Symbols1	l
D.3.	Procedures for Sampling Test and Inspection1	l
D.3.	.1 Sample Size1	l
D.3.	.2 Selection of Samples	2
D.3.	.3 Failure Count	2
D.3.	.4 Acceptance Criteria	2
D.3.	.5 100% Inspection	2

This document is the English version of JAXA QTS/ADS which was originally written and authorized in Japanese and carefully translated into English for international users. If any question arises as to the context or detailed description, it is strongly recommended to verify against the latest official Japanese version.

	JAXA-QTS-2020C 30 March 2021	J A X A Parts Specification	Page	– D-1 –
		APPENDIX D		
	PROCEDURE	S FOR SAMPLING TEST AND IN	ISPECTION	
D.1.	Scope			
0		the procedures for sampling tests	and inspections	required in
	this specification.			
D.2.	Definition of Terms and S	ymbols		
	•	efined below shall be applied to all	sampling tests a	and
	inspections in this specific a) Lambda (λ)	ation.		
	•	olerance Percent Defective) per 1	000 hours.	
	b) LTPD series The LTPD series is d	efined as the following series of va	alues (%).	
	50, 30, 20, 15, 10, 7, c) Tightened inspection	5, 3, 2, 1.5, 1, 0.7, 0.5, 0.3, 0.2, 0.	.15 and 0.1.	
	, .	is defined as the inspection perfor	med using the n	ext LTPD (or
	<ul><li>λ) value in the LTPD</li><li>d) Acceptance number (</li></ul>	series lower than specified.		
	The acceptance num	ber is defined as the maximum nu	mber of defective	es permitted
	<ul><li>for the selected samp</li><li>e) Rejection number (r)</li></ul>	ole size.		
	, , , , , , , , , , , , , , , , , , , ,	defined as the number which is gre	eater than the ac	ceptance
D.3.	Procedures for Sampling <sup>-</sup>	Test and Inspection		
		d in the detail specification, the sat ordance with the LTPD method spe		inspections
	shall be performed in acco		echied below.	
D.3.1	Sample Size			
	determined for the spec 2. When Table D-2 is u closest to the actual lot midway between two lot	tests and inspections and the acc ified LTPD series or lambda as sp sed, a column with the inspection size shall be referenced. If the acc sizes in the table, the manufactur The sample size shall be determine	ecified in Table I lot size (N colum tual lot size is ex er may choose e	D-1 or D- n) actly ither lot
	specified LTPD value. I value which is equal to ( (paragraph D.3.5) shall	d with the sample size in Table D- f the applicable column does not o or less than the specified value, 10 be used. The manufacturer may s ed. However, the acceptance num nple size.	contain a LTPD o 00% inspection select a sample s	r lambda ize

JAXA-QTS-2020C 30 March 2021		J A X A Parts Specification	Page	– D-2 –
D.3.2	Selection of Samples Samples shall be random	ly selected from the inspection	lot (or inspection s	sublot).
D.3.3	•	ne or more test or inspection ite y conformance inspection is co e.	· • ·	

## D.3.4 Acceptance Criteria

If the observed number of defectives from the first sample selected in accordance with specified LTPD or lambda is less than or equal to the pre-selected acceptance number, the lot shall be accepted. However if the failure mode of the defect is catastrophic, such as an open- or short-circuit where the function of the product might be lost, the device fails the test or inspection. If the observed number of defects exceeds the pre-selected acceptance number, the lot shall be rejected or the manufacturer may perform a retest using additional samples. A retest is allowed only once. The retest sample size shall be determined by the new acceptance number (which can tolerate the number of defects of the initial sampling) selected based on the sum of the initial and additional sample size using the same table (Table D-1 or Table D-2). If the total number of defects from the first test and re-test is less than or equal to the new acceptance number, the lot shall be accepted.

## D.3.5 100% Inspection

If the inspection lot size is smaller than that associated with the specified value of LTPD or lambda (paragraph D.3.1), 100% inspection shall be performed. The certified manufacturer may choose to perform 100% tests and inspections for all tests and inspections. If the observed percent of defects for the inspection lot is less than or equal to the specified value of LTPD or lambda, the lot shall be accepted.

LTPD or $\lambda$	50	30	20	15	10	7	5	3	2	1.5	1	0.7	0.5	0.3	0.2	0.15	0.1	
Acceptance Number (c) (r = c + 1)									um Sampl									30
0	5 (1.03)	8 (0.64)	11 (0.46)	15 (0.34)	22 (0.23)	32 (0.16)	45 (0.11)	76 (0.07)	116 (0.04)	153 (0.03)	231 (0.02)	328 (0.02)	461 (0.01)	767 (0.007)	1152 (0.005)	1534 (0.003)	2303 (0.002)	30 March
1	8 (4.4)	13 (2.7)	18 (2.0)	25 (1.4)	38 (0.94)	55 (0.65)	77 (0.46)	129 (0.28)	195 (0.18)	258 (0.14)	390 (0.09)	555 (0.06)	778 (0.045)	1296 (0.027)	1946 (0.018)	2592 (0.013)	3891 (0.009)	
2	11 (7.4)	19 (4.5)	25 (3.4)	34 (2.24)	52 (1.6)	75 (1.1)	105 (0.78)	176 (0.47)	266 (0.31)	354 (0.23)	533 (0.15)	759 (0.11)	1065 (0.080)	1773 (0.045)	2662 (0.031)	3547 (0.022)	5323 (0.015)	2021
3	13 (10.5)	22 (6.2)	32 (4.4)	43 (3.2)	65 (2.1)	94 (1.5)	132 (1.0)	221 (0.62)	333 (0.41)	444 (0.31)	668 (0.20)	953 (0.14)	1337 (0.10)	2226 (0.062)	3341 (0.041)	4452 (0.031)	6681 (0.018)	
4	16	27	38	52	78	113	158	265	398	531	798	1140	1599	2663	3997	5327	7994	
5	(12.3)	(7.3)	(5.3) 45	(3.9) 60	(2.6) 91	(1.8)	(1.3)	(0.75) 308	(0.50) 462	(0.37) 617	(0.25) 927	(0.17) 1323	(0.12) 1855	(0.074) 3090	(0.049) 4638	(0.037) 6181	(0.025) 9275	
6	(13.8) 21	(3.4) 35	(6.0) 51	(4.4) 68	(2.9) 104	(2.0) 149	(1.4) 209	(0.85) 349	(0.57) 528	(0.42) 700	(0.29) 1054	(0.20) 1503	(0.14) 2107	(0.085) 3509	(0.056) 5267	(0.042) 7019	(0.028) 10533	$\vdash$
	(15.6) 24	(9.4) 39	(6.6) 57	(4.9) 77	(3.2) 116	(2.2) 166	(1.6) 234	(0.94) 390	(0.62) 589	(0.47) 783	(0.31) 1178	(0.22) 1680	(0.155) 2355	(0.093) 3922	(0.062) 5886	(0.047) 7845	(0.031) 11771	
7	(16.6)	(10.2)	(7.2)	(5.3) 85	(3.5)	(2.4)	(1.7)	(1.0)	(0.67)	(0.51)	(0.34)	(0.24)	(0.17) 2599	(0.101) 4329	(0.067) 6498	(0.051) 8660	(0.034) 12995	
8	(18.1)	(10.9)	(7.7)	(5.6)	(3.7)	(2.6)	(1.8)	(1.1)	(0.72)	(0.54)	(0.36)	(0.25)	(0.18)	(0.108)	(0.072)	(0.054)	(0.036)	Parts
9	28 (19.4)	47 (11.5)	69 (8.1)	93 (6.0)	140 (3.9)	201 (2.7)	282 (1.9)	471 (1.2)	709 (0.77)	945 (0.58)	1421 (0.38)	2027 (0.27)	2842 (0.19)	4733 (0.114)	7103 (0.077)	9468 (0.057)	14206 (0.038)	
10	31 (19.9)	51 (12.1)	75 (8.4)	100 (6.3)	152 (4.1)	218 (2.9)	306 (2.0)	511 (1.2)	770 (0.80)	1025 (0.60)	1541 (0.40)	2199 (0.28)	3082 (0.20)	5133 (0.120)	7704 (0.080)	10268 (0.060)	15407 (0.040)	Specification
11	33 (21.0)	54 (12.8)	83 (8.3)	111 (6.2)	166 (4.2)	238 (2.9)	332 (2.1)	555 (1.2)	832 (0.83)	1109 (0.62)	1664 (0.42)	2378 (0.29)	3323 (0.21)	5546 (0.12)	8319 (0.083)	11092 (0.062)	16638 (0.042)	ific
12	36 (21.4)	59 (13.0)	89 (8.6)	119 (6.5)	178 (4.3)	254 (3.0)	356 (2.2)	594 (1.3)	890 (0.86)	1187 (0.65)	1781 (0.43)	2544 (0.3)	3562 (0.22)	5936 (0.13)	8904 (0.086)	11872 (0.065)	17808 (0.043)	atio
13	38 (22.3)	63 (13.4)	95 (8.9)	126 (6.7)	190 (4.5)	271 (3.1)	379 (2.26)	632 (1.3)	948 (0.89)	1264 (0.67)	1896 (0.44)	2709 (0.31)	3793 (0.22)	6321 (0.134)	9482 (0.089)	12643 (0.067)	18964 (0.045)	
14	40	67	101	134	201	288	403	672	1007	1343	2015	2878	4029	6716	10073	13431	20146	
15	(23.1)	(13.8)	(9.2) 107	(6.9) 142	(4.6) 213	(3.2) 305	(2.3) 426	(1.4)	(0.92)	(0.69)	(0.46) 2133	(0.32) 3046	(0.23) 4265	(0.138) 7108	(0.092) 10662	(0.069) 14216	(0.046) 21324	
16	(23.3) 45	(14.1) 74	(9.4) 112	(7.1) 150	(4.7) 225	(3.3) 321	(2.36) 450	(1.41) 750	(0.94) 1124	(0.71) 1499	(0.47) 2249	(0.33) 3212	(0.235) 4497	(0.141) 7496	(0.094) 11244	(0.070) 14992	(0.047) 22487	
17	(24.1) 47	(14.6) 79	(9.7) 118	(7.2) 158	(4.8) 236	(3.37) 338	(2.41) 473	(1.44) 788	(0.96) 1182	(0.72) 1576	(0.48) 2364	(0.337) 3377	(0.241) 4728	(0.144) 7880	(0.096) 11819	(0.072) 15759	(0.048) 23639	
	(24.7) 50	(14.7) 83	(9.86) 124	(7.36) 165	(4.93) 248	(3.44) 354	(2.46) 496	(1.48) 826	(0.98) 1239	(0.74) 1652	(0.49) 2478	(0.344) 3540	(0.246) 4956	(0.148) 8260	(0.098) 12390	(0.074) 16520	(0.049) 24780	
18	(24.9) 52	(15.0) 86	(10.0)	(7.54)	(5.02)	(3.51) 370	(2.51) 518	(1.51) 864	(1.0)	(0.75) 1728	(0.50) 2591	(0.351) 3702	(0.251) 5183	(0.151) 8638	(0.100) 12957	(0.075) 17276	(0.050) 25914	
19	(25.5)	(15.4)	(10.2)	(7.76)	(5.12)	(3.58)	(2.56)	(1.53)	(1.02)	(0.77)	(0.52)	(0.358)	(0.256)	(0.153)	(0.102)	(0.077)	(0.051)	
20	54 (26.1)	90 (15.6)	135 (10.4)	180 (7.82)	271 (5.19)	386 (3.65)	541 (2.60)	902 (1.56)	1353 (1.04)	1803 (0.78)	2705 (0.52)	3864 (0.364)	5410 (0.260)	9017 (0.156)	13526 (0.104)	18034 (0.078)	27051 (0.052)	
25	65 (27.0)	109 (16.1)	163 (10.8)	217 (8.08)	326 (5.38)	466 (3.76)	652 (2.69)	1086 (1.61)	1629 (1.08)	2173 (0.807)	3259 (0.538)	4656 (0.376)	6518 (0.269)	10863 (0.161)	16295 (0.108)	21726 (0.081)	32589 (0.054)	

30	C=0																								
30 March 2021	00	2(	60	1	50	1	20	12	0	1(	)	8	50 50		50	5	0	4	30		0	2	0	1	N
ch 2	LTPD		LTPD		LTPD						, LTPD		LTPD		LTPD		LTPD		LTPD		LTPD	AQL	LTPD		
2021																									n
	68	2.5	68	2.5	68	2.5	68	2.5	68	2.5	68	2.5	68	2.5	67	2.5	67	2.5	67	2.5	66	2.5	65	2.2	2
	44	1.3	44	1.3	43	1.3	43	1.3	43	1.3	43	1.3	43	1.3	42	1.3	42	1.2	42	1.2	40	1.2	36	1.2	4
	37	1.0	37	1.0	37	1.0	37	1.0	36	1.0	36	1.0	35	1.0	35	1.0	35	1.0	34	1.0	33	1.0	29	1.0	5
	25	0.7	24	0.7	24	0.7	24	0.7	24	0.7	24	0.6	23	0.6	23	0.6	23	0.6	22	0.6	20	0.6	15	0.5	8
Parts	20	0.5	20	0.5	20	0.5	20	0.5	20	0.5	20	0.5	19	0.5	19	0.5	19	0.5	17	0.5	15	0.4			10
	13	0.3	13	0.3	13	0.3	13	0.3	13	0.3	12	0.3	12	0.3	11	0.3	11	0.25	10	0.25	6.9	0.2			16
Spec	11	0.25	10	0.25	10	0.25	10	0.25	10	0.25	9.4	0.25	9.0	0.25	8.7	0.25	8.0	0.2	6.8	0.2					20
Difica	7.9	0.2	7.8	0.2	7.7	0.2	7.6	0.2	7.5	0.2	7.4	0.2	6.9	0.2	6.4	0.2	5.7	0.15	4.3	0.13					25
Specification	6.3	0.15	6.3	0.15	6.2	0.15	6.0	0.15	5.9	0.1	5.5	0.1	5.0	0.1	4.4	0.1	3.7	0.1							32
[	5.0	0.15	5.0	0.1	4.9	0.1	4.6	0.1	4.5	0.1	4.0	0.1	3.4	0.1	3.0	0.1									40
	3.9	0.1	3.7	0.1	3.7	0.1	3.5	0.1	3.3	0.1	2.9	0.1	2.3	0.1											50
	2.9	0.08	2.8	0.08	2.7	0.08	2.5	0.08	2.2	0.08	1.7	0.08													64
	2.2	0.07	2.1	0.07	2.0	0.07	1.7	0.07	1.5	0.07															80
	1.7	0.05	1.5	0.05	1.5	0.05	1.1	0.05																	100
	1.2	0.04	0.9	0.04	0.8	0.04																			125
	1.1	0.04	0.9	0.04	0.8	0.04																			128
	0.7	0.03																							160

					-	Table	D-2.	Samp	ling l	Plans f	for Ins	spectio	on Lo	t Sizes	of 20	)0 or	Less	(2/3)							
							(	N = lot	size,	n = sa	mple	size, c	= acc	eptanc	e nun	nber)									ب
												C = 1													JAXA-QTS-2020C 30 March 2021
N	1	0	2	0	3	30		40		50	(	60		80	1	00	1	20	1	50	1	60	2	200	AXA-QTS 30 March
n	AQL	LTPD	AQL	LTPD	AQL	LTPD	AQL	LTPD	AQL	LTPD	AQL	LTPD	AQL	LTPD	AQL	LTPD	AQL	LTPD	AQL	LTPD	AQL	LTPD	AQL	LTPD	3-202 ר 202
2	27	95	24	95	24	95	23	95	23	95	23	95	23	95	23	95	23	95	22	95	22	95	22	95	20C
4	15	62	12	65	12	66	11	67	11	67	10	67	10	67	10	67	10	67	9.8	67	9.7	67	9.7	68	
5	13	51	10	55	8.8	56	8.5	57	8.4	57	8.1	58	7.9	58	7.6	58	7.5	58	7.5	58	7.5	58	7.5	58	
8	11	28	7.2	35	6.2	38	5.8	38	5.4	39	5.0	39	4.7	39	4.5	39	4.3	39	4.3	40	4.2	40	4.2	40	
10			6.2	30	5.0	30	4.6	31	4.2	32	4.2	32	4.2	32	3.9	33	3.5	33	3.3	33	3.3	33	3.3	33	P
16			5.6	15	4.2	18	3.8	18	3.4	20	3.0	20	2.9	21	2.6	21	2.5	21	2.3	21	2.3	22	2.2	22	ر Parts (
20					4.0	13	3.2	15	2.8	16	2.5	16	2.4	16	2.3	16	2.1	17	2.0	17	2.0	17	2.0	18	J A X A Specification
25					3.8	9.2	3.1	11	2.5	12	2.2	13	2.0	13	1.8	13	1.7	13	1.6	14	1.6	14	1.6	14	X A ecifica
32 40							3.1	7.4	2.4 2.4	8.2 5.9	2.1 2.1	9.0 6.8	1.8 1.6	9.9 7.6	1.6 1.4	10 7.8	1.5 1.3	10.5 8.2	1.4 1.2	11 8.3	1.3 1.2	11 8.4	1.3 1.1	11 8.6	Ition
 50									2.4	5.9	1.7	 4.6	1.0	 5.6	1.4	7.8 6.1	1.3	6.4	1.2	6.5 6.5	0.9	6.7	0.9	6.7	
64											1.7	4.0	1.4	3.8	1.1	4.4	1.2	4.7	0.8	5.0	0.8	5.0	0.3	5.2	
80														0.0	1.1	3.0	1.0	3.4	0.8	3.7	0.7	3.8	0.6	4.0	
100																	0.9	2.5	0.7	2.8	0.7	2.8	0.6	3.0	Page
125																			0.7	1.9	0.7	2.0	0.5	2.2	e
128									+				 						0.7	1.7	0.7	1.9	0.5	2.2	
160																							0.5	1.5	1
L	I		1		I				1		1		1		1		1		1		1		1		D-5

												C = 2													3
Ν	1	10	2	0		30		40	ţ	50	6	60	8	30	1	00	1	20	1	50	1	60	2	200	30 March
n	AQL	LTPD	AQL	LTPD	AQL	LTPD	AQL	LTPD	AQL	LTPD	AQL	LTPD	AQL	LTPD	30 March 2021										
4	33	82	28	83	27	84	27	85	27	85	26	85	26	85	26	86	26	86	25	86	25	86	25	86	2021
5	27	69	23	73	21	74	20	74	20	74	20	75	20	75	19	75	19	75	19	75	19	75	19	75	
8	22	42	15	49	14	49	13	52	13	52	13	52	12	53	12	53	12	53	11	53	11	53	11	53	
10			13	39	11	42	11	42	10	43	10	43	9.6	43	9.2	44	9.1	44	8.9	44	8.9	44	8.7	44	
16			11	22	8.6	25	6.9	27	6.8	27	6.4	27	6.0	28	6.0	29	5.9	29	5.9	29	5.7	29	5.5	30	
20					7.7	19	8.2	21	5.9	22	5.6	22	5.1	23	4.8	23	4.8	23	4.8	23	4.5	24	4.5	24	Parts
25					7.4	13	6.0	16	4.9	17	4.5	17	4.3	18	4.1	18	3.9	18	3.7	18	3.7	19	3.7	19	
32							5.5	11	4.8	12	4.3	13	3.6	14	3.4	14	3.2	14	3.0	14.5	3.0	15	2.9	15	Specification
40					+				4.6	6.9	3.9	9.8	3.1	11	2.8	12	2.5	12	2.4	12	2.4	12	2.3	12	ificat
50											3.5	6.9	2.8	8.1	2.4	8.4	2.3	8.6	2.1	9.0	2.1	9.3	2.0	9.5	ion
64													2.6	5.7	2.2	6.2	2.0	6.6	1.3	7.1	1.7	7.1	1.6	7.4	
80															2.1	4.5	1.2	4.9	1.5	5.4	1.5	5.4	1.4	5.6	
100																	1.6	3.5	1.4	3.9	1.4	4.0	1.2	4.4	_
125																			1.4	2.8	1.3	2.9	1.1	3.3	- age
128																			1.4	2.6	1.3	2.9	1.1	3.2	
180																							1.1	2.3	
			1				1								1		1								

			1
JAXA-QTS-2020C	JAXA	Page	– E-i –
30 March 2021	Parts Specification		
	APPENDIX E		
PREPAR	ATION OF DESIGN SPECIFIC	ATION	
E.2. Design Specifications			E-1

This document is the English version of JAXA QTS/ADS which was originally written and authorized in Japanese and carefully translated into English for international users. If any question arises as to the context or detailed description, it is strongly recommended to verify against the latest official Japanese version.

	JAXA-QTS-2020C	JAXA	Page	- E-1 -
	30 March 2021	Parts Specification		
		APPENDIX E		
	PREPA	RATION OF DESIGN SPECIFICA	TION	
E.1.	Scope This appendix provides for	rmats and contents of design spec	cifications.	
E.2.	least contents specified in paragraph 3.1.1 to represe coverage. Example of de To supply hybrid ICs base specification which was pr	based on paragraph 2.4 a) of this paragraph 3.3 of this specification ent construction and design limit v sign specification is shown in Forr ed on this specification, the manufa repared in accordance with this Ap to JAXA at qualification (requalifica- ple is exemplification.	n, shall be in acco alues indicating o nat E-1 <sup>(1)</sup> . acturer shall attao opendix to quality	ordance with qualification ch design assurance



Integrated Circuits, Hybrid, High Reliability, Space Use Design Specification         1. General         This specification establishes qualification coverage of design on space use, high reliability, hybrid integrated circuits used for electronic equipment installed on space crafts Other requirements resulting from specific use may be specified in detail specification.         2. Applicable Documents         Unless otherwise specified, the latest issues of documents listed below form a part of this specification to the extent specified herein.         JAXA-QTS-2000 Common Parts/Materials, Space Use, General Specification for JAXA-QTS-2020 Integrated Circuits, Hybrid, High Reliability, Space Use, General Specification For MIL STD-883 Test Methods standard, Microelectronics         3. Requirements         3.1 Design and Construction         Design and Construction of hybrid IC shall be in compliance with the following "Construction". In the event of a conflict between this specification and JAXA-QTS-2020, this appendix shall take precedence over JAXA-QTS-2020.	JAXA-QTS-2020C 30 March 2021	J A X A Parts Specification	Page	- E-3 -
<ul> <li>Design Specification</li> <li>1. General This specification establishes qualification coverage of design on space use, high reliability, hybrid integrated circuits used for electronic equipment installed on space crafts Other requirements resulting from specific use may be specified in detail specification. </li> <li>2. Applicable Documents Unless otherwise specified, the latest issues of documents listed below form a part of this specification to the extent specified herein.  JAXA-QTS-2000 Common Parts/Materials, Space Use, General Specification for  JAXA QTS-2020 Integrated Circuits, Hybrid, High Reliability, Space Use, General  Specification For  MIL STD-883 Test Methods standard, Microelectronics </li> <li>3. Requirements  3.1 Design and Construction  Design and construction of hybrid IC shall be in compliance with the following  "Construction and design limit values" and JAXA-QTS-2020 paragraph 3.3 "Design and  Construction". In the event of a conflict between this specification and JAXA-QTS-2020</li></ul>				
<ul> <li>This specification establishes qualification coverage of design on space use, high reliability, hybrid integrated circuits used for electronic equipment installed on space crafts Other requirements resulting from specific use may be specified in detail specification.</li> <li>2. Applicable Documents <ul> <li>Unless otherwise specified, the latest issues of documents listed below form a part of this specification to the extent specified herein.</li> <li>JAXA-QTS-2000 Common Parts/Materials, Space Use, General Specification for JAXA QTS-2020 Integrated Circuits, Hybrid, High Reliability, Space Use, General Specification For MIL STD-883 Test Methods standard, Microelectronics</li> </ul> </li> <li>3. Requirements <ul> <li>3.1 Design and Construction Design and construction of hybrid IC shall be in compliance with the following "Construction and design limit values" and JAXA-QTS-2020 paragraph 3.3 "Design and Construction". In the event of a conflict between this specification and JAXA-QTS-2020.</li> </ul> </li> </ul>	Integrated Ci		Space Use	
<ul> <li>Unless otherwise specified, the latest issues of documents listed below form a part of this specification to the extent specified herein.</li> <li>JAXA-QTS-2000 Common Parts/Materials, Space Use, General Specification for JAXA QTS-2020 Integrated Circuits, Hybrid, High Reliability, Space Use, General Specification For MIL STD-883 Test Methods standard, Microelectronics</li> <li>3. Requirements</li> <li>3.1 Design and Construction Design and construction of hybrid IC shall be in compliance with the following "Construction and design limit values" and JAXA-QTS-2020 paragraph 3.3 "Design and Construction". In the event of a conflict between this specification and JAXA-QTS-2020.</li> </ul>	This specification establishes reliability, hybrid integrated ci	rcuits used for electronic equipme	ent installed on sp	bace crafts.
<ul> <li>3.1 Design and Construction</li> <li>Design and construction of hybrid IC shall be in compliance with the following</li> <li>"Construction and design limit values" and JAXA-QTS-2020 paragraph 3.3 "Design and Construction". In the event of a conflict between this specification and JAXA-QTS-2020.</li> </ul>	Unless otherwise specified, the specification to the extent specification to the extent specification Participation Participated Control (Control (	ecified herein. arts/Materials, Space Use, Genera Circuits, Hybrid, High Reliability, S	al Specification fo	or
	<ul><li>3.1 Design and Construction</li><li>Design and construction of</li><li>"Construction and design lin</li><li>Construction". In the event</li></ul>	nit values" and JAXA-QTS-2020 p of a conflict between this specifica	oaragraph 3.3 "De	•
Format E-1 (Text)				

30 March 2021     Parts Specification     Page       Construction and Design Limit Values       1. Part number	AXA-QTS-2020C		АХА			
Construction and Design Limit Values         1. Part number         2. Manufacturer's name         2.1 Factory location and manufacturing line         Line (or process) name       Factory name         Line (or process) name       Factory name         .1. Parting case temperature range : Min.		-			Page	- E-4
			peemeater			
2. Manufacturer's name	Cc	onstruction and I	Design Limit	Values		
2. Manufacturer's name						
2.1 Factory location and manufacturing line          Line (or process) name       Factory name       Location         3. Operating case temperature range : Min°C       Max°C         4. Substrate       a) Material         a) Material				-		
Line (or process) name       Factory name       Location         a. Operating case temperature range : Min°C       Max°C         b. Substrate       a) Material				-		
3. Operating case temperature range : Min °C       Max °C         4. Substrate       a) Material       °C         a) Material        °C         b) Film formation process       Thin-film       Thick-film         c) Membrane composition (Metallization and glassivation)	ictory location and manu	ifacturing line				
4. Substrate a) Material	ne (or process) name	Factor	y name		Locatior	1
4. Substrate a) Material			2			
4. Substrate         a) Material         b) Film formation process       □Thin-film         c) Membrane composition (Metallization and glassivation)         Level       Material         No. <sup>(1)</sup> Min.         Metallization         material       Min.         Glassivation       Min.         Note <sup>(1)</sup> When the metallization or glassivation is multi-layered, the layer closest to the substrate shall be numbered level 1, and descriptions shall be made for all levels.         d) Conductor       A/cm²         Maximum current density (thin-film):						
a) Material b) Film formation process	-	e range : Min	°C	Max.	°C	
b) Film formation process       □ Thin-film       □ Thick-film         c) Membrane composition (Metallization and glassivation)       Image: Composition (Metallization and glassivation)         Image: Composition (Metallization and glassivation)       Image: Composition (Metallization and glassivation)         Image: Composition (Metallization and glassivation)       Image: Composition (Metallization and glassivation)         Image: Composition (Metallization and glassivation)       Image: Composition (Metallization and glassivation)         Metallization       Image: Composition (Metallization and glassivation)       Image: Composition (Metallization and glassivation)         Note (1) When the metallization or glassivation is multi-layered, the layer closest to the substrate shall be numbered level 1, and descriptions shall be made for all levels.         d) Conductor       Maximum current density (thin-film):						
c) Membrane composition (Metallization and glassivation)          Level No. (1)       Material Forming Method Min.       Thickness         Metallization material       Min.       Min.       Min.         Glassivation       Image: Im	Film formation process	□Thin-film	 □Thicl	k-film		
No. (1)       Min.       Min       Min       Min.			d glassivati	on)		
No. (1)       Min.       Min       Min.						
Metallization       material		Material	Forming	Method		
material					Min.	Max.
Glassivation						
substrate shall be numbered level 1, and descriptions shall be made for all levels.         d) Conductor         Maximum current density (thin-film):         Maximum power consumption (thick-film):         W/cm <sup>2</sup> e) Maximum power consumption of resistors         1) Thin-film resistor:         W/cm <sup>2</sup> 2) Thick-film resistor:         W/cm <sup>2</sup> 5. Pattern form         a) Minimum element spacing         1) Conductor – Conductor:         2) Conductor – Resistor:						
substrate shall be numbered level 1, and descriptions shall be made for all levels.         d) Conductor         Maximum current density (thin-film):         Maximum power consumption (thick-film):         W/cm <sup>2</sup> e) Maximum power consumption of resistors         1) Thin-film resistor:         W/cm <sup>2</sup> 2) Thick-film resistor:         W/cm <sup>2</sup> 5. Pattern form         a) Minimum element spacing         1) Conductor – Conductor:         2) Conductor – Resistor:						
<ul> <li>d) Conductor Maximum current density (thin-film): A/cm<sup>2</sup> Maximum power consumption (thick-film): W/cm<sup>2</sup></li> <li>e) Maximum power consumption of resistors 1) Thin-film resistor: W/cm<sup>2</sup></li> <li>f) Thick-film resistor: W/cm<sup>2</sup></li> <li>5. Pattern form <ul> <li>a) Minimum element spacing</li> <li>1) Conductor – Conductor:</li> <li>2) Conductor – Resistor:</li> </ul> </li> </ul>	<sup>1)</sup> When the metallizatior	n or glassivation	is multi-laye	ered, the I	ayer closest to	o the
Maximum current density (thin-film):	ate shall be numbered le	evel 1, and desc	riptions sha	ll be mad	e for all levels	
Maximum current density (thin-film):	and under					
Maximum power consumption (thick-film):       W/cm²         e) Maximum power consumption of resistors         1) Thin-film resistor:       W/cm²         2) Thick-film resistor:       W/cm²         5. Pattern form         a) Minimum element spacing         1) Conductor – Conductor:         2) Conductor – Resistor:		(thin_film):			$\Delta/cm^2$	
<ul> <li>e) Maximum power consumption of resistors <ol> <li>Thin-film resistor:W/cm<sup>2</sup></li> </ol> </li> <li>5. Pattern form <ol> <li>Minimum element spacing</li> <li>Conductor – Conductor:</li> <li>Conductor – Resistor:</li> </ol> </li> </ul>	-	. ,				
<ol> <li>1) Thin-film resistor:W/cm<sup>2</sup></li> <li>2) Thick-film resistor:W/cm<sup>2</sup></li> <li>5. Pattern form         <ul> <li>a) Minimum element spacing             <ul></ul></li></ul></li></ol>					<u></u>	
<ul> <li>2) Thick-film resistor: W/cm<sup>2</sup></li> <li>5. Pattern form <ul> <li>a) Minimum element spacing</li> <li>1) Conductor – Conductor:</li> <li>2) Conductor – Resistor:</li> </ul> </li> </ul>			/cm <sup>2</sup>			
a) Minimum element spacing 1) Conductor – Conductor: 2) Conductor – Resistor:						
a) Minimum element spacing 1) Conductor – Conductor: 2) Conductor – Resistor:						
1) Conductor – Conductor:						
2) Conductor – Resistor:		0				
	,					
3) Resistor – Resistor.	,					
4) Spacing of element mount:		Junt.				

JAXA-QTS-2020C 30 March 2021	Par	J A X A ts Specificatior	ו ו	Page	- E-5
<ul> <li>c) Element dimension</li> <li>1) Resistors</li> <li>2) Chip capacitors</li> <li>3) Chip resistors</li> <li>4) Semiconductor chies</li> <li>d) Trimming Lase</li> <li>Othes</li> <li>e) Scribing Diar</li> </ul>	Min. Min. Mins Min. er ⊡Sar ers mond ⊡La	: : : nd-blast user □	Max. : Max. : Max. :		
<ul> <li>6. Mounted element and n</li> <li>Element type (mounting structure)</li> <li>a) Substrate</li> </ul>	Mounting material	Maximum area (mm²)	Maximum weight (mg)	Derating	No. of elements used (pc:
b) Chip capacitor					
c) Chip resistor					
d) Semiconductor chips □Face-up □Eutectic bonding					
□Adhersive					
□Others					

Format E-1 (Text)

JAXA-QTS-2020C 30 March 2021			J A X A Parts Specific	ation	Page	- E-6 -
7. Intra- connection			-	-	-	
	Mate	rial	Dimensions/ configuration of wire (or ribbon)	Connecting method	Maximum wire length (or bond spacing)	Maximum current
a) Semiconductor chips / substrate						
b) Chip capacitor / substrate						
c) Chip resistor / substrate						
d) Substrate / substrate e) Substrate / package						
leads f) Other items						
b) Number of pins c) Material						
Header			Material		Plating mate	erial
Post to be bonded						
Cap or lid						
External leads						
<ul> <li>9. Final seal</li> <li>a) Atmosphere at sea</li> <li>b) Sealing method</li> <li>c) Sealing material (ex</li> <li>Melting point</li> <li>Maximum temperation</li> </ul>	□Welo xcept \	ding wher	□Brazing n welding)	□Othe	rs	
10. Sheet transformer a) Material:						
b) Number of layer:						
c) Winding pattern						
1) Minimum patte						
2) Minimum patte 3) Temperature ri	-	-				
11. Typical construction	illustra	ation				
Typical construction illu	stratio	n of	hybrid IC is as fo	llows:		
L Format E-1 (Text)						

JAXA-QTS-2020C 30 March 2021	J A X A Parts Specification	Page	– F-i –
	APPENDIX F		
PREPA	ARATION OF DETAIL SPECIFICA	ITON	
-			
	mum Dotingo		
	mum Ratings d Operating Conditions		
-	ents		
	-1113		
	onstruction		
5			
0			
	Provisions		
-	irements		
-	erials Control		
_	Process Control		
F.3.4.4 In-Process Ins	pection		F-8
F.3.4.5 Screening			F-8
F.3.4.6 Qualification T	est and Quality Conformance Insp	ection	F-9
F.3.4.7 Long-Term St	orage		F-11
F.3.4.8 Change of Tes	sts and Inspections		F-11
F.3.5 Preparation for De	livery		F-11
F.3.6 Notes			F-11

This document is the English version of JAXA QTS/ADS which was originally written and authorized in Japanese and carefully translated into English for international users. If any question arises as to the context or detailed description, it is strongly recommended to verify against the latest official Japanese version.

	JAXA-QTS-2020C 30 March 2021	J A X A Parts Specification	Page	– F-1 –
	PREPA	RATION OF DETAIL SPECIFIC	ATION	
F.1.	Scope			
	•	instructions for preparation of de cation.	tail specifications	for hybrid ICs
F.2.	General			
	hybrid ICs using JAXA cer	hes the general requirements for tified production lines in accordan defines individual and specified re	nce with this spec	ification, the
F.3.	•	ovisions	•	•
F.3.1	General General shall specify the a) Scope b) Part number c) Absolute maximum d) Recommended ope	ratings		
F.3.1.	I	pplicable general specification ar	id specify the sco	pe of the
F.3.1.		l be specified in accordance with	paragraph 1.3.	

10	XA-QTS-2020C	JAXA							
30 March 2021		Parts Specification	Page	– F-2 –					
F.3.1.3 F.3.1.4	Absolute Maximum R The absolute maximu Recommended Opera	m ratings applied to hybrid ICs sh	all be specified ir	table format.					
	The recommended operating conditions for hybrid ICs shall be specified in table format.								
F.3.2	Applicable Documents								
	Applicable documents shall be in accordance with paragraph A.3.2.1 of JAXA-QTS- 2000. Applicable documents shall include at least quality assurance program plan.								
F.3.3	Requirements								
F.3.3.1	<ul> <li>following items.</li> <li>It shall be clarified that quality assurance provide a provide a second contract of the second contrac</li></ul>	ph 3.3, design and construction re at product design and construction gram plan. ats (paragraph 3.3.4) ymeric materials (paragraph 3.3.5 als for substrate, semiconductor c	shall be in comp ) hips and passive F.3.3.1.2) hs F.3.3.1.4)	liance with					
F.3.3.1.1	Package configurat	tion ion shall be shown with a case ou umbers of hybrid IC.	tline drawing, din	nensions					
F.3.3.1.2	Lead Material and Finish Lead material and finish shall be specified. The lead finish shall be specified including adequate control limits.								
F.3.3.1.3	Requirements for e referring to Tables	ristics lectrical characteristics shall be de F-1, F-2, F-3 and F-4. Test condit hall be specified for all required el	ions and limits (n	naximum,					

JAXA-QTS-2020C 30 March 2021		J A X A Parts Specification	Page	– F-3 –				
	represent intended function and assure interchangeability. In addition, a table sha be provided to define the relationship between the lead numbers and input/output signals in the Group A tests (electrical parameter tests).							
F.3.3.1.4	Logic Diagram and	Terminal Connections						
	Logic diagrams and terminal connections shall be depicted in figures to clearly indicate circuit functions and the relationship between each terminal and external lead numbers. Block diagrams may be used for devices with a large number of logic elements. The same requirement shall apply for analog circuits and the figures shall be labeled "circuit diagram and terminal connections."							
F.3.3.1.5	Truth Tables and Logical Expressions Truth tables and logical expressions, together with the logic diagrams, shall clearly define the circuit functions. For complex sequential circuits and analog circuits, this requirement may be waived.							

JAXA-QTS-2020C 30 March 2021

– F-4 –

Parameter	Symbol	Test method number in MIL-STD-883	Remarks
High level output voltage	V <sub>OH</sub>	3006	
Low level output voltage	V <sub>OL</sub>	3007	
High level input current	I <sub>IH</sub>	3010	
Low level input current	lı∟	3009	
High level output current	I <sub>OH</sub>		Measured together with $V_{OH.}$
Low level output current	IOL		Measured together with $V_{OL}$
Output short-circuit current	los	3011	
Collector cutoff current	ICEX		
Noise margin	V <sub>N</sub>	3013	When the noise margin is considered important for the application.
Power supply current, low level	I <sub>CCL</sub> , I <sub>DDL</sub> , I <sub>EEL</sub> , <b>etc</b> .	3005	
Power supply current, high level	Іссн, Іддн, І <sub>ЕЕН</sub> , <b>etc</b> .	3005	
Breakdown voltage	BV	3008	When applicable.
When a node terminal exists:			
a. High level node current	linh	3010	At specified V <sub>INH</sub> .
b. Low level node current	linl	3009	At specified V <sub>INL</sub> .
Propagation delay time (low-to-high level output)	tр∟н	3003	
Propagation delay time (high-to-low level output)	t <sub>PHL</sub>	3003	
Transition time (high-to-low level output)	t⊤н∟	3004	
Transition time (low-to-high level output)	tт∟н	3004	
Supply current drain versus frequency			
Output pulse width (for mono- stable circuit only)			
Terminal capacitance		3012	When the terminal capacitance is considered important for the application.
AC noise margin	V <sub>N</sub>	3013	When the AC noise margin is considered important for the application.

#### Table F-2. Electrical Parameters for Analog Integrated Circuit (Amplifier) Test method no. Parameter Symbol Remarks in MIL-STD-883 AC unbalanced voltage Vou AGC 4007 Automatic gain control range BW 4004 Bandwidth (small signal) Common mode input voltage range 4003 VICR Common mode output voltage Voc 4003 Common mode rejection ratio CMRR 4003 4003 Common mode voltage gain Avc Power dissipation PD 4005 Differential input impedance 4004 Zid Differential voltage gain Avd or Avd 4004 Input bias current lів 4001 Temperature coefficient of input bias current ΔΙ<sub>ΙΒ</sub>/ΔΤ 4001 Input offset current lio 4001 Temperature coefficient of input offset current $\Delta I_{10}/\Delta T$ 4001 Input offset voltage Vio 4001 Temperature coefficient of input offset voltage $\Delta V_{IO}/\Delta T$ 4001 4004 Maximum output voltage swing VOPP Single ended input voltage range VISR NF 4006 Noise figure Differential output impedance Zod 4005 Single ended output impedance $Z_{\text{os}}$ 4005 Output offset voltage Voo Phase margin 4002 φm Power gain, or insertion power gain 4006 G<sub>P</sub> or G<sub>p</sub> PSRR Power supply rejection ratio 4003 Static input voltage Vı Static output voltage Vo Single ended input impedance 4004 Zis Single ended voltage gain 4004 Avs or Avs Slew rate SR 4002 THD Total harmonic distortion factor 4004 Transient response TR Maximum output swing bandwidth Вом Overload recovery time t<sub>or</sub>

JAXA-QTS-2020C	JAXA	Dere	ГС
30 March 2021	Parts Specification	Page	– F-6 –

# Table F-3. Electrical Parameters for Analog Integrated Circuit (Comparators)

Parameter	Symbol	Test method no. in MIL-STD-883	Remarks
Common mode rejection ratio	CMRR	4003	
Input bias current	I <sub>IB</sub>	4001	
Input offset current	lio	4001	
Temperature coefficient of input offset current	ΔΙιο/ΔΤ	4001	
Input offset voltage	Vio	4001	
Temperature coefficient of input offset voltage	ΔVιο/ΔΤ	4001	
Single ended voltage gain	Avs or Avs	4004	
High level output voltage	Vон	3006	
Low level output voltage	Vol	3007	
Output voltage (strobed)	VO(STROBED)		
Collector cutoff current	ICEX		
Low level output current	lol		Measured together with V <sub>OL</sub> .
Output short-circuit current	los	3011	
Strobe current	ISTROBE		
Input leakage current	h		
Power supply current	lcc	3005	
Response time (low-to-high level)	t <sub>RLH</sub>		
Response time (high-to-low level)	t <sub>RHL</sub>		

JAXA-QTS-2020C	JAXA	Daga	– F-7 –
30 March 2021	Parts Specification	Page	- F-/ -

## Table F-4. Electrical Parameters for Analog Integrated Circuits (Voltage Regulators)

Parameter	Symbol	Test method no. in MIL-STD-883	Remarks
Output voltage	Vo		
Input voltage stability	V <sub>RLINE</sub>		
Load current stability	V <sub>RLOAD</sub>		
Static operating current	I <sub>SCD</sub>		
Static operating current delta (1)	$\Delta I_{SCD(line)}$		
Static operating current delta (2)	$\Delta I_{\text{SCD(load)}}$	ΔI <sub>SCD(load)</sub> I <sub>OS</sub> 3001 Vstart ΔV <sub>IN</sub> /ΔV <sub>O</sub>	
Output short-circuit current	los		
Reference voltage	Vstart		
Ripple rejection	$\Delta V_{IN} / \Delta V_O$		
Output noise voltage	No		
Change rate of output voltage (1)	$\Delta V_{O} / \Delta V_{I}$		
Change rate of output voltage (2)	$\Delta V_{O}/\Delta V_{L}$		
Temperature coefficient of output voltage	$\Delta V_{O}/\Delta T$		
Zener voltage	Vz		

## F.3.3.2 Marking

Marking requirements shall be in accordance with paragraph 3.4. Details for the products that require a radiation hardness designator (total dose radiation hardness) or a beryllium oxide package identifier shall be specified.

## F.3.3.3 Certification

Certification requirements shall be in accordance with paragraph 3.1 and specify all electrical parameters to be measured, the steady-state operating life test circuit and conditions for the electrostatic discharge sensitivity test (paragraph F.3.4.6). If the manufacturer chooses to conduct the radiation hardness test, the details for the test shall be specified.

## F.3.4 Quality Assurance Provisions

Requirements regarding the quality assurance provisions shall specify the following items.

- a) General requirements
- b) Incoming materials control
- c) Manufacturing process control
- d) In-process inspection

3	XA-QTS-2020C 0 March 2021	J A X A Parts Specifica	tion	Page	– F-8 –			
1	e) Screening	nd quality conformance			<u> </u>			
F.3.4.1	.3.4.1 General Requirements General requirements shall be in accordance with paragraph 4.1.							
F.3.4.2	Incoming Materials Control Incoming materials control shall be in accordance with paragraph 4.2.							
F.3.4.3	Manufacturing Process Control Manufacturing process control shall be in accordance with paragraph 4.3.							
F.3.4.4	In-Process Inspection In-process inspection shall be in accordance with paragraph 4.5. Items, methods, criteria and sample size of in-process inspection shall be specified.							
F.3.4.5	Screening Screening requirements shall be in accordance with paragraph 4.7 and specify the following items. a) Electrical parameters to be measured b) Test circuits and test conditions for burn-in and reverse bias burn-in tests c) Delta limits							
F.3.4.5.1	Electrical Paramete As a minimum, elec screening test. If the specified due to cire	up) of Group A	-					
Electrical parameter test Subgroups of Group A tests								
	Electrical para			1, 4, 7, 9				

JAXA-QTS-2020C 30 March 2021			J A X A Parts Specification	Page	– F-9 –		
F.3.4.5.2	Burn-in and Reverse Bias Burn-in Test Circuits Circuits for burn-in and reverse bias burn-in tests shall be designed to operate th product as close as possible to actual operations to induce initial failures caused embedded defects thus enabling defective products to be removed.						
F.3.4.5.3	Delta Limits						
	Delta limits of	class I I	hybrid IC shall be defined using	Table F-5 as a re	eference.		
			Table F-5. Delta Limits				
	Iss ± (0.4 × maximum allowable value)						
	CMOS Voi		$\pm$ (0.02 × minimum allowable val	ue)			
		$V_{\text{OL}}$	$\pm$ (0.08 × maximum allowable va	lue)			
		V <sub>OH</sub>	± (0.05 × minimum allowable val	ue)			
	TTL	Vol	$\pm$ (0.1 × specified value)				
		Іін	$\pm$ (0.1 $\times$ maximum allowable value or ten times the initial value, which				
		Vio	± (0.25 × maximum allowable va	lue)			
	Amplifiers	I <sub>IB</sub>	± (0.1 × maximum allowable valu	le)			
$I_{10}$ ± (0.5 × maximum allowable value)							
			·				

Requirements for the qualification test and quality conformance inspection shall be as specified in paragraphs 4.6 and 4.8 and shall define the external dimensions to be measured, electrical parameters, steady-state operating life test circuit and conditions of the electrostatic discharge sensitivity test. Radiation tests for the products qualified as radiation hardened hybrid ICs shall be specified

## F.3.4.6.1 External Dimensions to be Measured

The external dimensions to be measured in the quality conformance inspection shall include the dimensions designated with the following symbols at a minimum as defined in paragraph G.3.2, Appendix G of JAXA-QTS-2020. If any symbol is not specified in the package configuration drawings in Appendix G, the measurements shall not be applied.

Package configuration	Dimension symbol
Flat package	A, D, D <sub>1</sub> , E, E <sub>1</sub> , e, L
Cylindrical package	Α, φb, φD, e, L

	A-QTS-2020C March 2021	J A X A Parts Specification	Page	– F-10 –
F.3.4.6.2	Items shown below addition to the Grou	ogroup 1 ogroup 2 ogroup 3 ogroup 1 ogroup 2 ogroup 3	specified in the Grou	up A tests due
F.3.4.6.3	Circuits for the stea internal elements in For this purpose, th	ating Life Test Circuit dy-state operating life test sha hybrid IC operates as close as the test circuits used in the burn- ing life test (refer to paragraph	s possible to actual o in test may be used	operations.
F.3.4.6.4	<ul> <li>radiation hardment</li> <li>paragraph 1.3.</li> <li>dose test) is period</li> <li>defined in accord</li> <li>b) When radiation</li> <li>conditions shale</li> <li>performed at sea</li> <li>accordance with</li> <li>conditions shale</li> <li>performed at sea</li> <li>accordance with</li> <li>d) When radiation</li> <li>conditions shale</li> <li>performed at sea</li> <li>accordance with</li> <li>d) When radiation</li> <li>conditions shale</li> </ul>	a hardness test (total dose test) ess assurance level shall be sp 5 as well as test conditions. We promed at semiconductor chip ordance with Appendix A. a hardness test (single event te l be defined. When radiation h emiconductor chip level, the reach h Appendix A. a hardness test (SEB test) is reach be defined. When radiation h emiconductor chip level, the reach h Appendix A. b hardness test (SEGR test) is reach h Appendix A.	becified in accordance /hen radiation hardne level, the requirements st) is required for hy ardness test (single quirements shall be quired for hybrid IC, ardness test (SEB to quirements shall be required for hybrid IC ardness test (SEGR	ce with less test (total ents shall be brid IC, test event test) is defined in test est) is defined in C, test test) is
F.3.4.6.5		arge Sensitivity Test pins for electrostatic discharge	e sensitivity test shal	l be specified.
-	AXA-QTS-2020C 30 March 2021	J A X A Parts Specification	Page	– F-11 –
---------	--	--	--------------------	-----------------
F.3.4.7	Long-Term Storage Delivery of the produc be in accordance with	ts stored at the manufacturer's sit paragraph 4.9.1.	e for 24 months o	or longer shall
F.3.4.8	conformance inspecti	Inspections ade in the in-process inspection, so on specified in this specification of the detail specification in accordar	r any test was ex	empted, it
F.3.5	Preparation for Delivery Preparation for delivery	shall be in accordance with parag	raph 5.	
F.3.6	Notes Note shall be specified i be shown as needed.	n accordance with paragraph 6. H	Handling Instructi	ons shall

JAXA-QTS-2020C	JAXA Derte Orașifianțian	Page	– F-12 –
30 March 2021	Parts Specification	Ū	
Format F-1 (Cover sheet)		Dogistratic	
		Registratio	011 INO.XXX
		JAXA-QTS-20	20/xxxxA (date)
		S NASDA-QTS	Superseding S-2020/xxxx Cancelled (date)
		$\mathbf{\mathbf{N}}$	
	GRATED CIRCUITS, HYBF HIGH RELIABILITY, SPACE USE, TAIL SPECIFICATION FOR XXXXX		
Prepared and I	Established by: ABCD COF	RPORATION	
Issued by: JAPAN	AEROSPACE EXPLORA	TION AGENC	Y X

JAXA-QTS-2020 30 March 2021		J A X A Parts Specification	Page	– F-13 –
Format F-1 (Revision r JAXA-QTS2020/ Day Month Ye	ххххА	JAXA Parts Specification	Page	- i -
		Revision Record		
Revision	Date	Descrip	otion	

	λ-QTS-2020C March 2021	J A X A Parts Specification	Pag	е	– F-14 -
		· · · ·			
ormat F-1	(Table of contents)				
JAXA-Q	TS2020/xxxxA	JAXA	Dawa		
Day	Month Year	Parts Specification	Page		- ii -
		Contents			
		Contents			
1. GE	NERAL				1
1.1	Scope				1
1.2	Part Number				1
1.2.1					
1.2.2	Package Configur	ation			2
1.2.3	Lead Material and	Finish			2
1.2.4	Radiation Hardnes	SS			2
1.3	Absolute Maximum I	Ratings			2
1.4	Recommended Ope	rating Conditions			3
2. APF	PLICABLE DOCUME	NTS			3
3. RE0	QUIREMENTS				3
3.1	Design and Construe	ction			3
3.1.1	Mounted Elements	5			4
3.1.2	Organic and Polyr	neric Material			4
3.1.3	Mounting Material	s for Substrate and Semicor	ductor Chip		4
3.1.4	Package Configur	ation			4
3.1.5	Packaging Materia	als			4
3.1.6	Lead Material and	Finish	,		4
3.1.7	Electrical Character	eristics			5
3.1.8	Circuit Diagrams a	and Pin Connections			5
3.2	Marking				7
3.2.1		ss Designator Marking			
3.3					
4. QU		PROVISIONS			
4.1		nts			
4.2	<b>v</b>	Control			
4.2.1		on			
4.3	<b>U</b>	ess Control			
4.4		n			
4.5					
4.5.1		onditions			
4.5.2		ers to be Measured			
4.5.3		it			
4.5.4					
4.6		d Quality Conformance Insp			
4.6.1		onditions			
4.6.2	External Dimensio	ns to be Measured			12

JAXA-QTS-2020C 30 March 2021	J A X A Parts Specification	Page	– F-15 –
JAXA-QTS2020/xxxxA Day Month Year	JAXA Parts Specification	Page	- iii -
<ul> <li>4.6.4 Steady-State Op</li> <li>4.6.5 Radiation Hardrender</li> <li>4.6.6 Electrostatic Distance</li> <li>4.7 Long-Term Storage</li> <li>4.8 Change of Tests at</li> <li>5. PREPARATION FOR In</li> <li>6. NOTES</li> <li>6.1 Definition of Terms</li> <li>6.2 Notice for Acquisition</li> </ul>	neters to be Measured		

JAXA-QTS-2020C 30 March 2021	J A X A Parts Specification	Page	– F-16 –
Format F-1 (Text 1/35)			
JAXA-QTS2020/xxxxA Day Month Year	JAXA Parts Specification	Page	- 1 -
I	ITEGRATED CIRCUITS, HYBRID	),	
	POL DC/DC COMVERTER,		
r	IGH RELIABILITY, SPACE USE, DETAIL SPECIFICATION FOR		
1. GENERAL			
1.1 Scope			
· ·	blishes the detail requirements for	the space use, h	niah
-	ated circuits (JAXA-QTS-2020), P		•
	electrical equipment installed in the		
· ·	to specific applications may be doo	cumented separa	ately (refer
to paragraph 6.2).			
1.2 Part Number			
The part numbers for p	products covered by this specificat	ion are as follows	S.
JAXA <sup>(1)</sup> 2020/ <u>0101</u> *1	<u>1</u> <u>DB</u> <u>C</u> Device Package Lead	<u>R</u> Radiation	
	type configuration finish	hardness	
(paragra	ph 1.2.1) (paragraph 1.2.2) (paragraph	h 1.2.3) (paragraph	n 1.2.4)
Class II JAXA <sup>(1)</sup> 2025/ <u>0101</u> *1	1 DB C	R	
37777 2023/ <u>0101</u>	Device Package Lead	<u>R</u> adiation	
	type configuration finish	hardness	
(paragra	ph 1.2.1) (paragraph 1.2.2) (paragrapl	h 1.2.3) (paragraph	n 1.2.4)
			h h na viata d
to "J".	es the common part is for space us	se and may be a	obreviated
1.2.1 Device Type			
The device type of p	products covered by this specificati	on is as follows.	
Device type	Circuit Function		
1 <sup>*2</sup>	POL DC/DC converter, input 5V	/ output 1.2V-3.3	3V
Notes:			
<sup>*1</sup> This number refers to an indi		lly from 1 to 0	
- in principle, the device type hi	umber shall be assigned sequentia	any from 1 to 9.	

	-	Parts Specification	Page	– F-17 –
ormat F_1	(Text 2/35)			
	-QTS2020/xxxxA	JAXA		
	ay Month Year	Parts Specification	Page	- 2 -
	-	·		
1.2.2	Package Configuratio			
	The package configur follows.	ation of products covered by th	is specification is a	as
	<u>Letter</u>	Package configuration		
	DB <sup>*1</sup>	26-lead, flat package (Figure-1	)	
1.2.3	Lead Material and Fir	nish		
	The lead material and follows.	finish of products covered by t	this specification a	e as
	Finish letter	Lead material and finish		
	С	Type A, gold plate <sup>*2</sup>		
1.2.4	Radiation Hardness			
	The radiation hardnes	s level of semiconductor chips	used in the produc	cts
	covered by this specif	ication is as follows.		
	Designator	Radiation hardness le	vel	
	R	1000 Gy(Si) {1 x10⁵ra		
T s	hown in Table-1. Outp	ings ratings of products covered by ut current limit characteristics a		
tł	hrough Figure-13.			
	Table	e-1 Absolute Maximum Ratings	s *4	
	Item	Absolute Maxim	num Ratings	
Input volt	tage range (V <sub>IN</sub> )	0 to +16V		
Output cu	urrent range (Iout)	0 to 3.5A		
•	temperature range (T <sub>st</sub>	· · · · · · · · · · · · · · · · · · ·	case temperature)	
	l input voltage (V <sub>SYNC</sub> )	+5.5V		
	input terminal (V <sub>CE</sub> )			
•	vervoltage limit termina			
	temperature (soldering			
	resistance ( $\theta_{JC}$ )	15.63°C/W		
Notes:	dopoo with nor-meri-	1 2 2 of IAVA OTO 2000		
		1.3.3 of JAXA-QTS-2020. 3.3.8 c) 2) of JAXA-QTS-2020.		
		1.3.5 of JAXA-QTS-2020.		

<sup>\*4</sup> Proper items shall be added as needed.

<sup>\*5</sup>When the temperature is +300°C (60 sec) or below, the temperature shall be specified in paragraph 6.2.1 as handling precaution.

JAXA-QTS-2020C	JAXA	Dese	F 40
30 March 2021	Parts Specification	Page	– F-18 –

Format F-1 (Text 3/35)

JAXA-QTS2020/xxxxA	JAXA	Dege	2
Day Month Year	Parts Specification	Page	- 3 -

1.4 Recommended Operating ConditionsThe recommended operating conditions of the products covered by this specification is shown in Table-2.

Table-2 Recommended Operating Conditions (Device Type T)	Table-2 Recommended	Operating Conditions	<sup>*1</sup> (Device Type 1)
--	---------------------	----------------------	-------------------------------

Items		Recommended operating condition
Operating temperature range		-55 to +125°C (case temperature)
(T <sub>OP</sub> )		
Input voltage (V <sub>IN</sub> )		+5V
Output current range (I <sub>OUT</sub> )	V <sub>OUT</sub> =1.8V	0 to 3A
SYNC IN input voltage		+5V
(V <sub>SYNC</sub> )		
ENABLE input terminal (V <sub>CE</sub> )		VIN

# 2. APPLICABLE DOCUMENTS

Unless otherwise specified, the latest issues of the documents listed below form a part of this specification to the extent specified herein.

JAXA-QTS-2020Integrated Circuits, Hybrid, High Reliability, Space Use, General<br/>Specification forMIL-STD-883Test Method Standard – MicroelectronicsXXXXXXQuality Assurance Program Plan

# 3. REQUIREMENTS

## 3.1 Design and Construction

The design and construction of the products shall be in compliance with the requirements specified in this section and paragraph 3.3 of JAXA-QTS-2020. The products designed and manufactured in accordance with this specification shall satisfy the requirements for design specification specified in paragraph 2 of this specification.

## 3.1.1 Mounted Elements

Mounted elements of products shall be in accordance with paragraph 3.3.4 of JAXA-QTS-2020 and as follows:

## 3.1.1.1 Passive Element Chip

As passive element chips, JAXA certified, MIL certified or the parts which passed acceptance inspection specified in paragraph 4.2.1.1 shall be used.

Note:\*1 Requirements shall be added as needed.

ormat F-1 ( JAXA-( Day 3.1.1.2 3.1.1.3 3.1.2	Appendix A of JAXA	which satisfy performance requ -QTS-2000 shall be used. rd for Sheet Reactor	Page Page	- F-19 - 4 -
JAXA-0 Day 3.1.1.2 3.1.1.3 3.1.2	QTS2020/xxxxA <u>/ Month Year</u> Semiconductor Chips Semiconductor chips Appendix A of JAXA- Printed Wiring Boar For sheet reactor, pri	Parts Specification ps which satisfy performance requ -QTS-2000 shall be used. rd for Sheet Reactor		
JAXA-0 Day 3.1.1.2 3.1.1.3 3.1.2	QTS2020/xxxxA <u>/ Month Year</u> Semiconductor Chips Semiconductor chips Appendix A of JAXA- Printed Wiring Boar For sheet reactor, pri	Parts Specification ps which satisfy performance requ -QTS-2000 shall be used. rd for Sheet Reactor		
Day 3.1.1.2 3.1.1.3 3.1.2	<u>v Month Year</u> Semiconductor Chip Semiconductor chips Appendix A of JAXA Printed Wiring Boar For sheet reactor, pri	Parts Specification ps which satisfy performance requ -QTS-2000 shall be used. rd for Sheet Reactor		
3.1.1.2 3.1.1.3 3.1.2	Semiconductor Chips Semiconductor chips Appendix A of JAXA Printed Wiring Boar For sheet reactor, pri	ps which satisfy performance requ -QTS-2000 shall be used. rd for Sheet Reactor	irements specified	l in
3.1.1.3 3.1.2	Semiconductor chips Appendix A of JAXA Printed Wiring Boar For sheet reactor, pri	which satisfy performance requ -QTS-2000 shall be used. rd for Sheet Reactor	irements specified	l in
3.1.1.3 3.1.2	Appendix A of JAXA Printed Wiring Boar For sheet reactor, pri	-QTS-2000 shall be used. Ind for Sheet Reactor	irements specified	l in
3.1.1.3 3.1.2	Printed Wiring Boar For sheet reactor, pri	rd for Sheet Reactor		
3.1.2	For sheet reactor, pr			
3.1.2	For sheet reactor, pr			
3.1.2			d incoming incode	tion
3.1.2	epeemed in paragrap	•	a incoming inspect	lion
		······		
	Organic and Polyme	ric Material		
	As organic and polyn	neric material, following material	s which satisfy	
		ed in paragraph 3.3.5 of JAXA-Q	TS-2020 shall be	used:
	a) Silicone-based ad	hesive		
	b) Epoxy adhesive			
3.1.3	Mounting Materials f	or Substrate and Semiconductor	. Chip	
	-	or substrate and semiconductor		pecified
	•	JAXA-QTS-2020 and as follows	•	
3.1.3.1	-	for Semiconductor Chip		
	As mounting materia used:	Is for semiconductor chips, follow	ving materials sha	ll be
		nting MOSFETs and diodes)		
	b) Conductive adhes	ive (mounting control ICs and die	odes)	
3.1.3.2	•	for Passive Element Chip		
	As mounting materia used:	Is for passive element chips, follo	owing materials sr	
		er or Sn37Pb solder (mounting c	apacitors)	
	b) Conductive adhes	ive (mounting resistors)		
211	Deckage Configurati	on.		
	Package Configurati	on Iration shall be as specified in Fig	nuro_1	
	The package conligu	nalion shali be as specilled in Fi	gure-1.	
3.1.5	Packaging Materials			
	The packaging mater used as finish.	rials shall be as specified in Figu	re-1. Gold plate s	hall be

	A-QTS-2020C March 2021	J A X A Parts Specification	Page	– F-20 –
ormat F-1	(Text 5/35)			
JAXA	-QTS2020/xxxxA	JAXA	Page	- 5 -
Da	ay Month Year	Parts Specification	i age	- 3 -
3.1.6	Lead Material and F	inish		
0.1.0		d finish shall satisfy type "A" and	"Gold plating" as	specified
3.1.7	Electrical Character			
	The electrical charac	cteristics shall be as specified in	Table-3.	
3.1.8	Circuit Diagrams an	d Pin Connections		
	The circuit diagrams	and pin connections shall be as	specified in Figure	es 2 and
	3.			

	A-QTS-2020C March 2021		J A X A Parts Specifica	ation	P	age	— F	-21 –
nat F-1	(Text 6/35)							
JAXA	A-QTS2020/xxx	ĸА	JAX	Ą		Dogo		6 -
D	ay Month Year		Parts Spec	ification		Page	-	- 0 -
	Table-3	8 Electric	cal Characteristics (Devic		1			i
	Item	Letter	Condition	Group A subgroup ( <sup>2</sup> )	Min.	STD	Max.	Units
	Output voltage	Vout	Vin=5V±5%	1	1.764	1.8	1.836	V
		v out	lout=2A	2, 3	1.728	1.8	1.872	V
			lout=0,1,2,3A Vin=4.5,5,16V	1	-2	-	+2	
	Output voltage	=	lout=0,1,2A	0				-
	regulation	VR	Vin=4.5,5,16V	2	-4		+4	%
			lout=0,1,2,3A Vin=4.5,5,16V	3	-4	-	+4	
		_	Vin=5V±5%	1,3	81	-	-	
	Efficiency	Eff	lout=2A	2	78		_	%
			Vin=4.5,5,16V lout=0,1,2,3A Only switching freq.	1,3	_	- )	25	25
	Output voltage ripple	Vrip	component Vin=4.5,5,16V Iout=0,1,2A Only switching freq. component	2	-	_	25	m∨p
	Output noise	V <sub>NOISE</sub>	Vin=4.5,5,16V lout=0,1,2,3A	1,3	_	_	100	mVp
			Vin=4.5,5,16V lout=0,1,2A	2	_	-	100	
			Vin=5V±5%	1	200	250	300	
	Switching freq.	fsw	lout=2A	2,3	195	250	325	kHz
		-	Vin=5V±5%	1	9	11	14	
	Soft start time	Tss	lout=0A	2,3	8	11	15	ms
	UVLO ON	VUVON		1,2,3	—	4.4	4.5	V
	UVLO OFF	VUVOFF	lout=0A	1,2,3	—	4.2	_	V
	Output overcurrent limit	lo trip	Vin=5V±5%	1	-	-	4.5	А
	Synchronization signal input	-	Vin=5V±5%, lout=2A Input signal: 300kHz	1,2,3		To sync	hronize	
	External ON/OFF	_	Iout=0A ENABLE terminal condition Vin=5V , 16V ON :H(3V) , Vin OFF:L(0.4V), OPEN	1,2,3	To be ON To be OFF			
	Output overvoltage limit	_	Vin=5V, lout=0A OVERVOLTAGE terminal condition Shutdown: 1V Return: 0.9V Or power supply again	1,2,3		To re	t down eturn	
	Figure-5. ( <sup>2</sup> ) Subgroup 1	(case ten	erformed with installing input np.: nominal), subgroup 2 (ca					
	3 (case temp.: -55°	C)						

-	XA-QTS-2020C	JAXA	Page	– F-22
3	30 March 2021	Parts Specification		
rmat F	-1 (Text 7/35)			
	(A-QTS2020/xxxxA	JAXA	Page	- 7 -
[	Day Month Year	Parts Specification	i ugo	•
3.2	Marking			
	The marking shall be as JAXA-QTS-2020.	specified in Figure-4 in accor	dance with paragra	aph 3.4 of
3.2.1	Radiation Hardness [	Designator Marking		
	•••	ssed the radiation hardness te nardness designator as specifi ne part number.		,
3.3	Certification			
4. G	operating life test circuit	be measured in the qualificati and the radiation hardness to pecified in paragraph 4.6 here PROVISIONS	est shall be in acco	
4.1	General Requirements			
	The general requiremer QTS-2020.	nts shall be in accordance with	paragraph 4.1 of	JAXA-
4.2	Incoming Materials Cor	itrol		
	The incoming materials JAXA-QTS-2020.	control shall be in accordance	with paragraph 4.	.2 of
4.2.1	Incoming Inspection			
	following mounted elem hybrid integrated circuit electrical characteristics Receiving inspection of	ication shall require performar ents which have possibility ca after assembly. Performance s shall be specified in procuren incoming materials except for aph 4.2.1 of JAXA-QTS-2020.	using functional fa requirements such nent specification. specified herein sl	ilures on h as
	Passive Element Ch	lip		
4.2.1.1				
4.2.1.1	acceptance inspection s	chips except for JAXA or MIL of shall be performed for each lot e resistor chips are limited to b s formed on silicon.	in accordance wit	h Table-4

When semiconductor chips except for JAXA or MIL certified parts are used, acceptance inspection shall be performed for each lot in accordance with Tabel-6.

4.2.1.3 Printed Wiring Board for Sheet ReactorEach lot of printed wiring board for sheet reactor shall be inspected for each lot in accordance with Table-7.

	30 March 2021	Parts Specificatio	11		
ormat I	F-1 (Text 8/35)				
-	-QTS2020/xxxxA	JAXA		Page	- 8 -
Da	ay Month Year	Parts Specification		•	
	Table-4 Inco	ming Inspection Items for	Capacit	or Chips <sup>11</sup>	
Group	Test item	Test method /	condition (	<sup>1</sup> )	Sample size (accept no.)
	Thermal shock	107 Condition A, 20 cycle,	Phase 3: +	+125 <mark>0</mark> ℃	
	Voltage aging	+125℃, 200%±5%of r Min. 168 hrs.	ated voltaç	je	
	Insulation resistance	302 rated voltage, max. ch		scharging current	
	(+125°C)	50mA, charging time 120 $^{+10}_{0}$	sec.		
1	Dielectric withstanding	301 250%~400% of DC ra	ited currer	it, 5±1sec, max.	100% (0)
	voltage	charging / discharging current	50mA		100% (0)
	Insulation resistance (+25°C)	302 rated voltage, max. charging / discharging current 50mA, charging time 120 $^{+10}_{0}$ sec.			
	Capacitance	305 1k±100Hz(²)、1.0±0.2	Vrms		
	Dissipation factor	305 1k±100Hz(²)、1.0±0.2	Vrms		
2	External inspection, dimension, marking	External and dimension inspect 10x magnifier shall be used for			20 (0)
3	Humidity, steady-state, low voltage	103 Condition A, +85 <sup>°</sup> C, 85%RH, DC voltage 1.3V <sup>+0.20</sup> <sub>-0.25</sub> V impression			12 (0)
4	DPA	EIA-469			Note ( <sup>3</sup> )
	Thermal shock	107 Condition A, 100 cycle, P	hase 3: +1	25 <mark>14</mark> ℃	
5	Life	108 +125 $^{+4}_{0}$ °C、max. char 50mA, Voltage application time			25 (0)
	Voltage – temperature characteristics	JAXA-QTS-2040 paragraph L.			
6	Moisture resistance	106 20 cycle			12 (0)
	Terminal strength	211 Condition A			6 (0)
7	Solderability	208 +230℃±5℃、5sec±	0.5sec		6 (0)
	Resistance to soldering heat	210 Condition B, +260 $^\circ\!\mathrm{C}\pm$	5℃、10se	ec±1sec	6 (0)

JAXA-QTS-2020C 30 March 2021	J A X A Parts Specification		Page	– F-24 –
Format F-1 (Text 9/35)	ΙΔΧΔ			
			Page	- 9 -
JAXA-QTS2020/xxxxA Day Month Year ( <sup>3</sup> ) Sample size is as follo	JAXA Parts Specification			- 9 -
Note: *1 The table shown abo contents of other pages.	e is an example and the detai	ls may	/ not be consis	tent with the

	-1 (Text 10/35)			Γ	
	-QTS2020/xxxxA ay Month Year	JAXA Parts Specification	Pag	e	- 10 -
	Table-5 A	cceptance Inspection Item for R	esistor Chi	ps *1	
Group	Test item	Test method / condition	on (1) (2)		ample size accept no.)
1	Electrical test	DC resistor value measurem	ient, +25°C	;	100%
2	Visual inspection	2032 Condition K			100%
	Thermal cycle test	1010 Condition C, 10 cycle			
•	Power conditioning	+70°C, rated power, 100 hrs	+70°C, rated power, 100 hrs.		
3	Visual inspection	2032 Condition K			10(0)
	Electrical test	DC resistor value measurem	ient, +25℃		
4	Resistance- temperature characteristic	304 (-55°C,+125°C)			20(0)
	Short-time overload	+25°C, 2.5 times rated voltage	ge, 5 sec		
5	Wire bonding evaluation	2011			10(0) wire r 20(1) wire
		rs to test method number of MIL test method number of MIL-ST			

Note: \*1 The table shown above is an example and the details may not be consistent with the contents of other pages.

	XA-QTS-2020C 0 March 2021	J A X A Parts Specification	Page	– F-26 -
	-1 (Text 11/35)			
	A-QTS2020/xxxxA Day Month Year	JAXA Parts Specification	Page	- 11 -
L				
	Table-6 Incomin	g Inspection Items for Semico		
Group	Test item	Test method / co	phalition (')	Sample size (accept no.)
	DC parameter	In accordance with pro-	curement	
1	Visual inspection	2010 Condition A 2072 ( <sup>2</sup> ) 2073 ( <sup>2</sup> )		100%
	SEM inspection	In accordance with pro-	curement	Same as on the left
	External dimension (semiconductor chip)	In accordance with pro	curement	3 (0)
2	Bonding strength test 1) Thermocompression 2) Ultrasonic 3) Thermo-sonic 4) Resistance welding	2011		LTPD15 ( <sup>3</sup> )
	Die shear strength	2019		3 (0)
	Stabilization bake	1008 Condition C		
	Thermal cycle test	1010 Condition C		
	Electrical parameter tes	In accordance with pro-	curement	
3	High temperature reversibias life test ( <sup>4</sup> )	se In accordance with pro- specification.(150°C, 72		10 (0)
	Electrical parameter tes	t ( <sup>4</sup> ) In accordance with pro-	curement	
	Steady-state operating test	ife In accordance with pro- specification. (125°C m		
	Electrical parameter tes	In accordance with pro-	curement	
4	Radiation hardness test	1019 In accordance wit	th procurement	5 (0)
5	Electrostatic discharge destruction test ( <sup>4</sup> ) ( <sup>5</sup> )	3015 Pin combination a parameters before and be in accordance with p specification.	after test shall	3 (0) ( <sup>6</sup> )
(²) Th	nis number refers to test r	test method number of MIL-S nethod number of MIL-STD-7 Minimum sample size is 3.		

JAXA-QTS-2020C 30 March 2021		J A X A Parts Specification		Page		– F-27 –
Format F-1 (Text 12/35)						
JAXA-QTS2020/xxxxA		JAXA				40
Day Month Year		Parts Specification		Page		- 12 -
Day Month Year ( <sup>4</sup> ) This test shall be per ( <sup>5</sup> ) This test shall perform	med		sign c	hange.		- 12 -
Note: *1 The table shown ab contents of other pages.	ove	is an example and the detail	s may	not be consi	ster	nt with the

	AXA-QTS-2020C 30 March 2021	J A X A Parts Specification	Page		– F-28 -
ormat F	<sup>-</sup> -1 (Text 13/35)				
-	XA-QTS2020/xxxxA Day Month Year	JAXA Parts Specification	Page	e	- 13 -
T	Table-7 Acceptance Insp	ection Items for Printed Wiring Bo	ards for Sh	neet Rea	
Group	Test item	Test method / condition (	1)	Product	Test pattern
1	External and construction	B.4.4.2.1		All	_
	Workmanship	B.4.4.3		All	_
2	Circuitry	B.4.4.6.2		All	_
3	Through holes	B.4.4.2.2		-	3
4	Solderability	B.4.4.7.2			2
5	Hot oil resistance	B.4.4.8.3		_	1
5	Connection resistance	B.4.4.6.3		—	1
n	Dielectric withstanding voltage	B.4.4.6.1		-	1
7	Inductance	In accordance with procurement spe	ecification.	3	_

Note (<sup>1</sup>) Number shown in above table refers to paragraph number of JAXA-QTS-2140 Appendix B.

## 4.3 Manufacturing Process Control

Manufacturing process control shall be in accordance with paragraph 4.3 of JAXA-QTS-2020.

### 4.4 In-Process Inspection

In-process inspection specified in Table-8 for each manufacturing lot shall be performed. The in-process inspection except for that specified in Table-8 may be performed in accordance with paragraph 4.5 of JAXA-QTS-2020.

Test item	Test method / condition (1)	Sample size
Particle impact noise detection test	2020 Condition A Only A-plane ( <sup>2</sup> )	100%
Constant acceleration test	2001 Condition A Y1,Y2 directions	100%
Visual inspection	(3)	100%

Table-8 In-process Inspection \*1

Notes (1) Number refers to test method of MIL-STD-883.

(<sup>2</sup>) Marking plane shall be considered as A-plane.

(<sup>3</sup>) Defective lead, package damage and lid peeling shall be inspected.

Note: \*1 The table shown above is an example and the details may not be consistent with the contents of other pages.

	1 (Text 14/35)			Γ
	QTS2020/xxxxA	JAXA Danta Creasification	Page	- 14 -
Day	Month Year	Parts Specification		
4.5	Screening			
	•	accordance with paragraph 4 Electrical parameters to be m be as follows.		
4.5.1	Test Items and Co	nditions		
	• .	ucts specified in this specificat est items and conditions showr		ormed in
4.5.2	Electrical Paramet	ers to be Measured		
		included in the following subg neasured at the interim and fin		
		<u>Subgr</u>	roup	
	Interim electrical Final electrical p		3 <sup>*1</sup>	
4.5.3	Burn-in Test Circu	it		
	The burn-in test in shown on Figure 6	the screening test shall be per	rformed using the	e circuit
4.5.4	Delta Limits			
	The delta limits for $\Delta V_{\text{OUT}}$	the burn-in test shall be as fol ±0.2%	llows <sup>*2</sup> .	
	e subgroups listed or 20, shall be specified	Table 3 among those specifie	ed in Appendix C	of JAXA-QTS
	efer to paragraph F.3			

I (Text 15/35) QTS2020/xxxxA y Month Year Qualification Test and The qualification test a	JAXA Parts Specification	Page			
QTS2020/xxxA y Month Year Qualification Test and	Parts Specification	Page			
y Month Year Qualification Test and	Parts Specification	Page			
Qualification Test and	•	9	- 15 -		
	~ ~				
The qualification test a	Quality Conformance Inspec				
shall be as specified in measured, electrical pa satisfy the requirement nardness test and elec	in paragraphs 4.6 and 4.8 o the following provisions. Ex arameters, steady-state oper ts specified in paragraphs 4.6 strostatic discharge sensitivity	of JAXA-QTS-2020. Aternal dimensions to rating life test circuit s 6.2 to 4.6.4. Radiation y test shall satisfy the	Others be shall on		
Tast Items and Con	ditione				
_		tion encoified in this			
specification shall be	e performed in accordance w				
External Dimension	s to be Measured				
The external dimensions shown in Figure-1 to be measured shall include the dimensions designated with the following symbols.					
Package configurati	on symbol <u>Dimension sym</u>	ıbo <u>l</u>			
DB	A, b, c, D, D <sub>1</sub> , D	<sup>–</sup> <sub>2</sub> , E, E <sub>1</sub> , e, L, Q, S			
Electrical Parameter	rs to be Measured				
	00	roups among those s	shown in		
		icable s <u>ubgroups</u>			
Group A test					
	•				
	<b>U</b>	3			
Group E test, sut	bgroup 1 1				
	•		<u>-</u>		
The steady-state op Figure 6.	erating life test shall be perfo	ormed using the circu	it shown or		
	hardness test and electrequirements specified Test Items and Cone Qualification test and specification shall be shown in Tables 10 f External Dimensions The external dimens dimensions designat <u>Package configurations</u> DB Electrical Parameters All the parameters in Table 3, shall be me Group A test Group C test, sub Group C test, sub Group E test, sub Steady-State Operation The steady-state operation Figure 6.	hardness test and electrostatic discharge sensitivity         equirements specified in paragraphs 4.6.5 and 4.6         Test Items and Conditions         Qualification test and quality conformance inspects         specification shall be performed in accordance with the shown in Tables 10 to Table 14.         External Dimensions to be Measured         The external dimensions shown in Figure-1 to be dimensions designated with the following symbol         Package configuration symbol       Dimension symbol         DB       A, b, c, D, D_1, D         Electrical Parameters to be Measured         All the parameters included in the following subgrable 3, shall be measured.         Group A test       1, 2, Group C test, subgroup 1         Group E test, subgroup 1       1         Steady-State Operating Life Test Circuit         The steady-state operating life test shall be performed in the steady-state operating life test shall be performed in the steady-state operating life test shall be performed in the steady-state operating life test shall be performed in the steady-state operating life test shall be performed in the steady-state operating life test shall be performed in the steady-state operating life test shall be performed in the steady-state operating life test shall be performed in the steady-state operating life test shall be performed in the steady-state operating life test shall be performed in the steady-state operating life test shall be performed in the steady-state operating life test shall be performed in the steady-state operating life test shall be performed in the steady-state	Qualification test and quality conformance inspection specified in this specification shall be performed in accordance with test items and co shown in Tables 10 to Table 14.         External Dimensions to be Measured         The external dimensions shown in Figure-1 to be measured shall includimensions designated with the following symbols.         Package configuration symbol       Dimension symbol         DB       A, b, c, D, D1, D2, E, E1, e, L, Q, S         Electrical Parameters to be Measured         All the parameters included in the following subgroups among those stable 3, shall be measured.         Group A test       1, 2, 3'1         Group C test, subgroup 1       1, 2, 3         Group C test, subgroup 1       1         Steady-State Operating Life Test Circuit         The steady-state operating life test shall be performed using the circul Figure 6.		

JAXA-QTS-2020C 30 March 2021	J A X A Parts Specification	Page	– F-31 –
Format F-1 (Text 16/35)			
JAXA-QTS2020/xxxxA	JAXA	Page	- 16 -
Day Month Year	Parts Specification	Ũ	
4.6.5 Radiation Hardness	Test		
<ul> <li>level. Unless otherw When radiation hard When Group E test is not be marked.</li> <li>a) Product level The product shall be Appendix C. Followi</li> <li>1) Radiation so</li> <li>2) Exposure do</li> <li>3) Dose rate: 2</li> <li>4) Bias circuit:</li> <li>5) Electrical ch 3. Consider and output v</li> <li>6) Electrical ch irradiation.</li> <li>b) Element level Semiconductor chips Appendix A of JAXA- of radiation hardness</li> </ul>	In accordance with Figure-7. haracteristics allowance after irrading degradation characteristic of overlage regulation shall be 2% and haracteristics shall be measured with Bias application during transfer is s composing products shall be test-QTS-2020. Absorbed dose shall	formed at eleme may be exempted adiation hardness C-5 of JAXA-QTS iation is shown in control IC, output d -4%, respective vithin 24 hours aff not required. ted in accordanc	nt level. ed. s shall S-2020 Table- voltage ly. ter
semiconductor chips	rge Sensitivity Test charge sensitivity test shall be per composing products such as IC r T which are susceptible to static o	manufactured in (	
4.7 Long-Term Storage			
Products stored for 24 paragraph 4.9.1 of JAX	months or more shall be delivered (A-QTS-2020.	d in accordance v	with
4.8 Change of Tests and I	nspections		
QTS-2020 Appendix C a) Internal water-va Since semiconductor c vapor are not mounted		ed by internal wat ) on sheet reacto	er- or

JAXA-QTS-2020C	JAXA Derte Specification	Page	– F-32
30 March 2021	Parts Specification		
ormat F-1 (Text 17/35)			
JAXA-QTS2020/xxxxA	JAXA		
Day Month Year	Parts Specification	Page	- 17 -
,		L. L	
5. PREPARATION FOR D	DELIVERY		
	prepared for delivery in accordance	e with paragraph	15 of
JAXA-QTS-2020.		e mai palagiapi	
6. NOTES			
Notes shall be as specif	fied in paragraph 6 of JAXA-QTS-2	020.	
6.1 Definition of Terms	· · · · · · · · · · · · · · · · · · ·		
The definition of term	s specified in paragraph 1.2 of JAX	A-QTS-2020 sh	all be
used.			
6.2 Notice for Acquisition	Officers		
-	n by the acquisition officers shall be	e as follows and	as
specified in paragrapl	h 6.3 of JAXA-QTS-2020.		
6.2.1 Handling Instructio			
,	at if gold plated leads, which produc		
	plating), are soldered, the gold diff		
	rength is greatly reduced. When s nnot be avoided, the gold plating o	•	
	removed by appropriate means suc		
	chanical methods.	on de dipping te	
b) In handling, st	atic electricity countermeasures su	ch as wrist strap	o (earth
band) and grou	unded electrostatic conductive mat	shall be taken.	
·	g, stress shall not be loaded to lead	d brazing	
d) Reflow shall n			II I
e) Recommende grounded.	d soldering condition is as follows.	Soldering Iron s	snall be
ů,	ature : 270 to 350 $^\circ\!\mathrm{C}$		
Heating time :			

	-	A-QTS-2020C March 2021	-	A X A Specification	Page	– F-33 –	
Fo	ormat F-1	l (Text 18/35)					
	JAX	A-QTS2020/xxxxA		JAXA	Page	- 18 -	
	[	Day Month Year	Parts	s Specification	Fage	- 10 -	
			Table-9			(1)	
	Order Test items				ods / conditions	( )	
	1	Stabilization bake (2)	1008 Condition C (	(150°C, 48 hours	5)		
	2	Thermal cycle test		1010 Condition C			
	3	Constant acceleration t	est ( <sup>3</sup> )	2001 Condition A Y1,Y2-direction			
	4	Visual inspection(3)		(4)			
	5	Particle Impact Noise D	Detection	2020 Condition A (	<sup>5</sup> ) Only B-plane	€( <sup>6</sup> )	
	6	Serialization (7)					
	7	Radiograph inspection		2012 Only Y-direction			
	8	Interim electrical param (Group A subgroup 1)	neter test	( <sup>8</sup> ) In accordance with Table-3. 1015 min. 240 hrs., min. Tc=125°C, Figure-6			
	9	Burn-in test					
	10	Seal		1014.13 ( <sup>9</sup> )			
	11	Final electrical paramet a) Static characteristic 1) 25°C					
		(Group A subgroup 1) 2) Max. and Min. opera temperature (Group A subgroups 2 a	_	In accordance with	ı Table-3.		
	12	External visual inspecti		2009			

Notes

(<sup>1</sup>) 4-digit number refers to test method number of MIL-STD-883.

(<sup>2</sup>) This test shall be performed just before sealing.

(<sup>3</sup>) This inspection may be exempted if this inspection is performed during in-process inspection.

(<sup>4</sup>) Defective lead, damaged package and lid peeling shall be inspected.

(<sup>5</sup>) Acceptance criteria of Part Impact Noise Detection test shall be as follows:

Percent Defective Allowable (PDA) of each inspection lot shall be maximum 1%. The manufacturer shall not perform additional Part Impact Noise Detection test prior to screening in order to exclude devices which have possibility of including particle. Unless otherwise specified, single lot may be subject to additional Part Impact Noise Detection test four times (after excluding devices which have possibility of including particle). Resubmitted lot, of which PDA (parts applied to retest) does not satisfy 1%, shall be considered as fail.

(<sup>6</sup>) Opposite side of marking shall be B-plane.

(<sup>7</sup>) This inspection may be performed prior to thermal cycle test.

(<sup>8</sup>) Electrical parameter variation before and after burn-in test shall be estimated and the

products, whose variation exceeds specified delta limit value, shall be considered as fail.

JAXA-QTS-2020C 30 March 2021	J A X A Parts Specification	Page	– F-34 –

Format F-1 (Text 19/35)

JAXA-QTS2020/xxxxA	JAXA	Demo	10
Day Month Year	Parts Specification	Page	- 19 -

PDA of burn-in test shall be 3% for functional failure (single failure is allowed) and 10% for all failure (same failure mode) (single failure is allowed). The lot which failed burn-in test shall be disposed in accordance with paragraph B.3.2.

(<sup>9</sup>) When helium mixed gas is used as internal filler gas of hybrid IC, test condition A1 shall be applied to fine leak test. Specified helium pressurization shall not be performed. When helium mixed gas is not used as internal filler gas, test condition A2 shall be applied to fine leak test. Applied pressure of tracer gas (He) shall be 105.9kPa abs {30psi}. Test condition C1 shall be applied to gross leak test. Vacuum and pressurization cycle shall not be performed.

Note: <sup>\*1</sup> The table shown above is an example and the details may not be consistent with the contents of other pages.

JAXA-QTS-2020C 30 March 2021	J A X A Parts Specification	Page	– F-35 -
ormat F-1 (Text 20/35)			
JAXA-QTS2020/xxxxA Day Month Year	JAXA Parts Specificat	ion Page	- 20 -
	ble-10 Group A Test ( <sup>1</sup> ) ( <sup>2</sup>		
Subgroup		nt condition and wance	LTPD
Subgroup 1 Static characteristic test (Tc=2	5°C)		5
Subgroup 2 Static characteristic test (Tc=M operating temp.) ( <sup>4</sup> )	ax. In accordance wi	th Table-3.	7
Subgroup 3 Static characteristic test (Tc=M operating temp.) <sup>(5)</sup>	in.		7

Notes

(<sup>1</sup>) When all electrical parameters specified in subgroups of Group A test are obtained at final electrical parameter test, obtained final electrical parameter test of hybrid IC which passes screening test may be used as sample data for Group A test.

(<sup>2</sup>) Test samples subjected to Group A test may be subject to Group tests B, C, D and E.

(<sup>3</sup>) Single sample may be used for all subgroups.

(<sup>4</sup>) Static characteristics at maximum operating temperature shall be measured after all internal element temperature (junction temperature for semiconductor chips) has reached at thermal equilibrium state and case temperature is minimum 80% of maximum operating temperature.

(<sup>5</sup>) Static characteristics at minimum operating temperature shall be measured after junction temperature has reached at thermal equilibrium state and case temperature is maximum 20% of minimum operating temperature.

Note: <sup>\*1</sup> The table shown above is an example and the details may not be consistent with the contents of other pages.

JAXA-QTS-2020C 30 March 2021		Pa	J A X A rts Specification	Pag	ge – F-3	
ormat F-1 (Text 21/35)						
JAXA-QTS2020/xxxxA			JAXA	Pag	<u> </u>	- 21 -
Day Month Year			Parts Specification	Гау	C	- 21 -
	Ta	ble-11	I Group B Test *1			
		(1)			-	
Subgroup	Τe	est	Test condition or cr	iteria		nple size
	met	hod			(ac	cept no.)
Subgroup 1 ( <sup>2</sup> )( <sup>8</sup> )						
a) External dimension	20	16	In accordance with para	agraph		3 (0)
inspection			4.6.2.	σ.		( )
b) Internal gas analysis ( <sup>9</sup> )	10	18	100°C, with max. 5000p	opm		3 (0)
			moisture contents, Only	y A-		. ,
			plane (³)			
Subgroup 2 ( <sup>4</sup> )						
a) Resistance to solvent	20	15	Solvent a			1 (0)
(2)						
b) Internal visual and	2013	3 and				2 (0)
mechanical	20	14				
c) Bonding strength test	20	11			LT	PD15 (⁵)
1) Thermocompression						
2) ultrasonic						
3) Thermo-sonic			Condition D			
4) Resistance welding						
d) Die shear test	20	19			3	B(0) ( <sup>6</sup> )
Subgroup 3 ( <sup>2</sup> ) ( <sup>8</sup> )						
Solderability test	20	03	245°C±5°C		LT	PD15 ( <sup>7</sup> )
Subgroup 4 ( <sup>2</sup> )						
a) Lead integrity		04	Condition B <sub>2</sub>		LTF	PD15 ( <sup>10</sup> )
b) Seal	101	4.13				3 (0)
1) Fine		•	Condition A <sub>2</sub> (105.9kPa	abs		
			{30psia})			
2) Gross			Condition C <sub>1</sub> (105.9kPa	abs		
			{30psia},			
			23.5 hrs.)			

Notes(<sup>1</sup>) Number refers to test method number of MIL-STD-883.

(<sup>2</sup>) Electrical defective parts in identical inspection lot may be used.

- (<sup>3</sup>) Marking side shall be considered as A-plane.
- (<sup>4</sup>) Except for a), when Group C test is performed using identical inspection lot, samples subjected to subgroup 2 of Group C test shall be used.
- (<sup>5</sup>) Sample size of hybrid IC shall be 3 and LTPD shall be applicable to type and number of each sample's wire and bonding.
- (<sup>6</sup>) Sample size of hybrid IC shall be 3 and all chips of each sample shall be tested. When same type of chips is included, single chip may be tested.

JAXA-QTS-2020C	JAXA	Davia	F 07
30 March 2021	Parts Specification	Page	– F-37 –
ormat F-1 (Text 22/35)			
JAXA-QTS2020/xxxxA	JAXA	Page	- 22 -
Day Month Year	Parts Specification	Faye	- 22 -
<ul> <li>(<sup>8</sup>) When electrical defective condition identical to ther and burn-in test) for conform sample.</li> <li>(<sup>9</sup>) This test shall be perform sample.</li> <li>(<sup>10</sup>) Sample size of hybrid IC leads for 1 sample shall</li> </ul>	ned using 1 sample within 1 year o C shall be 3. LTPD shall be applied	be exposed to the bake, thermal cy r 1 sample every d to number of le	vcle test

rmat F-1 (Text 23/35)			1		
JAXA-QTS2020/xxx		JAXA Danta Orașifianțian	F	Page	- 23 -
Day Month Year		Parts Specification			
	Tab	le-12 Group C Test *1			
	( <sup>1</sup> )				le size pt no.)
Subgroup	Test method	Test condition or criteria	a	Level I	Level II
Subgroup 1	method				
a) Steady-state	1005	Tc=minimum 125°C, minimu	um		(4)
operating life test		1000 hours.		LTPD10	LTPD15
b) End point		Figure-6 In accordance with Table-3	of		
electrical		Group A subgroups 1, 2 and			
parameter test					
Subgroup 2		In accordance with method			
a) External visual inspection		2009 inspection criteria.			
b) Particle Impact					
Noise Detection Test	2020	Condition A			
<ul><li>c) Thermal cycle test</li><li>d) Shock test</li></ul>	1010 2002	Condition C, 100 cycle ( <sup>3</sup> )			
e) Vibration test	2002	Condition B, 6-axis Condition A, 3-axis			
f) Seal					
1) Fine	1014.13	Condition A <sub>2</sub> (105.9kPa abs		5 (0)	5 (0)
2) Gross		Condition C <sub>1</sub> (105.9kPa abs 23.5 hours.)	,	( )	
g) Particle Impact		20.0 110013.)			
Noise Detection	2020	Condition A			
Test	2020	In accordance with method			
h) External visual inspection		1010 inspection criteria.			
i) End point		In accordance with Table-3	of		
electrical		Group A subgroups 1, 2 and	d 3.		
parameter test ( <sup>2</sup> ) Subgroup 3( <sup>5</sup> )					
a) Electrostatic	3015	All combination of pins shal	l be		
discharge destruction		tested.			
test b) End point		Group A, subgroup 1		3(0) ( <sup>6</sup> )	_
electrical					
parameter test					
		method number of MIL-STD-	383.		
( <sup>2</sup> ) This test may be pe	erformed p	rior to sealing test.			

	JAXA-QTS-2020C 30 March 2021		J A X A Parts Specification	Page	– F-39 –
ormat	t F-1 (Text 24/35)				
	JAXA-QTS2020/xxxxA Day Month Year		JAXA Parts Specification	Page	- 24 -
(3)	Taat avala shall ha 20 at	lovo	п		
( <sup>3</sup> ) ( <sup>4</sup> )	Test cycle shall be 20 at When size of inspection I		less than 50, sample size and	l accept number	may be 5
()	and 0, respectively.				
( <sup>5</sup> )			onductor chips, subgroup 5 of	lot evaluation tes	st in
( <sup>6</sup> )	Appendix A) may be subs		every combination of identical	nin	
()				pin.	
ote: *1	<sup>1</sup> The table shown above is	s an	example and the details may	not be consisten	t with the
	contents of other pages.		· · · · · · · · · · · · · · · · · · ·		
	1.0				

SubgroupTest methodTest condition or criteria(accSubgroup 1 a) Thermal shock1011 1014Condition B, 15 cycle(accb) Moisture resistance1004 1004Condition A2 (105.9kPa abs) Condition C1 (105.9kPa abs) 2) GrossCondition A2 (105.9kPa abs) Condition C1 (105.9kPa abs, 23.5 hours.)(accd) Visual inspectionIn accordance with inspection criteria of method 1010 or 1011.In accordance with inspection criteria of method 1010 or 1011.Subgroup 2 (²) a) Mechanical shock2002 2007Condition A, 3-axis Condition A, 2 (105.9kPa abs) Condition A, 3-axisc) Seal 2) gross1014.13d) Visual inspection1014.13d) Visual inspectionIn accordance with inspection criteria of method 2002 or 2007.d) Visual inspectionIn accordance with inspection criteria of method 2002 or 2007.	Page – F-40	Parts	30 March 2021
Subgroup(1) Test methodTest condition or criteriaSam (accSubgroup 1 a) Thermal shock1011 1011Condition B, 15 cycleSam (accb) Moisture resistance1004 1004Condition B, 15 cycleSam (accc) Seal1014.13Condition A2 (105.9kPa abs) Condition C1 (105.9kPa abs, 23.5 hours.)Condition C1 (105.9kPa abs, 23.5 hours.)d) Visual inspectionIn accordance with inspection criteria of method 1010 or 1011.In accordance with inspection criteria of method 1010 or 1011.Subgroup 2 (2) a) Mechanical shock2002 1014.13Condition A, 3-axis Condition A, 3-axisc) Seal () Visual inspection1014.13d) Visual inspection1014.13d) Visual inspection1014.13d) Visual inspectionIn accordance with inspection criteria of method 2002 or 2007.d) Visual inspectionIn accordance with inspection criteria of method 2002 or 2007.	on Page - 25 -	Pa	JAXA-QTS2020/xxxxA
Subgroup(1) Test methodTest condition or criteriaSam (accSubgroup 1 a) Thermal shock1011 1004Condition B, 15 cycleSam (accb) Moisture resistance1004 1004Condition A2 (105.9kPa abs) Condition C1 (105.9kPa abs) Condition C1 (105.9kPa abs, 23.5 hours.)Condition A2 (105.9kPa abs, 23.5 hours.)d) Visual inspectionIn accordance with inspection criteria of method 1010 or 1011.In accordance with inspection criteria of method 1010 or 1011.Subgroup 2 (2) a) Mechanical shock b) Vibration test c) Seal 1) Fine 2) gross2002 1014.13Condition A, 3-axis Condition A2 (105.9kPa abs) Condition A, 3-axisd) Visual inspection2007 1014.13Condition A2 (105.9kPa abs) Condition A2 (105.9kPa abs) Condition A2 (105.9kPa abs, 23.5 hours.)d) Visual inspectionIn accordance with inspection criteria of method 2002 or 2007.		Table_13 (	
a)Thermal shock1011 1004Condition B, 15 cycleb)Moisture resistance1004c)Seal1014.131)Fine 2)Gross2)GrossCondition A2 (105.9kPa abs) Condition C1 (105.9kPa abs, 23.5 hours.)d)Visual inspectionIn accordance with inspection criteria of method 1010 or 1011.Subgroup 2 (2) a)Mechanical shock2002 2007Condition B, 6-axis Condition A, 3-axisb)Vibration test 2)gross2007 1014.13c)Seal 1014.131014.13d)Visual inspectionCondition A2 (105.9kPa abs) Condition A, 3-axisd)Visual inspectionIn accordance with inspection criteria of method 2002 or 2007.d)Visual inspectionIn accordance with inspection criteria of method 2002 or 2007.	Sample size	(¹) Test	Subgroup
Subgroup 2 (2) a) Mechanical shock2002Condition B, 6-axisb) Vibration test2007Condition A, 3-axisc) Seal1014.131) FineCondition A2 (105.9kPa abs)2) grossCondition C1 (105.9kPa abs, 23.5 hours.)d) Visual inspectionIn accordance with inspection criteria of method 2002 or 	(105.9kPa abs) (105.9kPa abs, 5 (0) with inspection	1004	<ul> <li>a) Thermal shock</li> <li>b) Moisture resistance</li> <li>c) Seal</li> <li>1) Fine</li> <li>2) Gross</li> </ul>
Subaroup 2(3)	-axis -axis (105.9kPa abs) (105.9kPa abs, with inspection	2007	<ul> <li>a) Mechanical shock</li> <li>b) Vibration test</li> <li>c) Seal <ol> <li>fine</li> <li>gross</li> </ol> </li> <li>d) Visual inspection</li> </ul>
Subgroup 3(3)1009Condition A	5 (0)	1009	
otes ( <sup>1</sup> ) The number refers to test method number of MIL-STD-883. ( <sup>2</sup> ) Samples subjected to subgroup 1 may be used. ( <sup>3</sup> ) Electrical defective parts of identical inspection lot or identical type of sealed may be used.		oup 1 ma	<ul> <li>(<sup>2</sup>) Samples subjected to sub</li> <li>(<sup>3</sup>) Electrical defective parts of</li> </ul>

30 March 2021	F	J A X A Parts Specification	Page	e	– F-41 -
rmat F-1 (Text 26/35)					
JAXA-QTS2020/xxxxA		JAXA	Dear		26
Day Month Year		Parts Specification	Page	e	- 26 -
	Table-1	4 Group E test (1)*1			
	(2)	Test condition or cri	teria	Sar	nple size
Subgroup	Test				cept no.)
Outh amount 4	method				. ,
Subgroup 1 a) Radiation hardness	1019	In accordance with para	aranh	5 /	0) ( <sup>3</sup> ) ( <sup>4</sup> )
test (total dose test)	1019	In accordance with para 4.6.5 and Figure-7.	graph	5 (	(0)(1)(1)(1)
		4.0.5 and 1 igure-7.			
b) End point electrical		Group A subgroup 1			
parameter test		In accordance with para	graph		
·		4.6.5.			
<ul> <li>(<sup>3</sup>) This test shall be perfo composes multiple insp</li> </ul>	rmed at ea pection sub	I number of MIL-STD-883 ch inspection sub-lot. Wh -lots, single inspection su to each radiation hardnes	en single b-lot may b	be repi	esented.

JAXA-Q 30 Ma	Pa	J A X A Parts Specification		Page	– F-42 ·		
rmat F-1 (Te	ext 27/35) 0TS2020/xxxx/	\	JA	V A			
	Month Year		Parts Spe		Page	- 27 -	
			1		1		
A A A A A A A A A A A A A A A A A A A	ge material: Ce	E <sub>1</sub>	- (1)				
			Jnit: mm				
Letter	Dime Minimum	nsion Maximum	Note	Notes:			
Δ	5.35	6.05		( )	ex location	ala	
A b	0.30	0.46	( <sup>2</sup> )		blicable to all lead nension of the of		
c	0.20	0.30	( <sup>2</sup> )	( )	and any metal or		
D	18.70	19.30	( <sup>3</sup> )		sealing shall be i		
D <sub>1</sub>	14.80	15.70			he measuremen		
D <sub>2</sub>	17.90	18.50			e relative centerli		
E	14.80	15.20	( <sup>3</sup> )	( )	acing of all adjac		
E <sub>1</sub>	13.90	14.50			ds shall be withi		
e	1.27STD		(4)	0.1	0.13mm.		
 	15.00 -			( <sup>5</sup> ) App	oplicable to no. pin		
_	3.85	4.75		numb	er 1, 13, 14 and	26.	
$\cap$	1	2.20	( <sup>5</sup> )				
Q S	1.50	2 2 X I					



JAXA-QTS-2020C 30 March 2021		Pa	J A X A arts Specification	Page	- F-44 -			
	(Text 29/3							
JAXA-QTS2020/xxxxA Day Month Year				JAXA Darta Specification	Page	- 29 -		
L	ay Monun	real		Parts Specification				
			1         1         1         1           1         1         1         1         1           26         14         1         1         1					
	Pin No.	Lot	tor					
	Pin No.	Letter RTN		Function				
	2	RTN						
	3 RTN							
	4	RTN						
	5	INPUT						
	6	INPUT						
	7	INPUT		+Input terminal				
	8	INPUT						
	9	CASE		Case GND terminal				
	10ENABLE11OVERCURRENT			External ON/OFF control terminal Output overcurrent limit adjustable terminal				
12		SOFT START		Soft-start time adjustable terminal				
	13	CASE		Case GND terminal				
	14	SIG-RTN		Signal GND terminal				
	15			Synchronized signal input te				
	16 17			Output voltage adjustable terminal				
	17	OVERVOLTAGE OUTPUT		Output overvoltage limit setting terminal				
	19	OUTPUT	7	1				
	20	OUTPUT						
	21	OUTPUT		+Output terminal				
	22	OUTPUT		]				
	23	OUTPUT						
	24	RTN		4				
	25 RTN			Input / output GND terminal				
	26	RTN						
	(Note) Pin I	No. 9 and No.		ected with seal ring and lid. igure-3 Pinout *1				
ote: <sup>*1</sup> The	figure sho	wn above i	is an exan	nple and the details may	not be consister	nt with the		




JAXA-QTS-2020C 30 March 2021	J A X A Parts Specification	Page	– F-47 –
Format F-1 (Text 32/35) JAXA-QTS2020/xxxxA	JAXA	Dara	22
Day Month Year	Parts Specification	Page	- 32 -
	POL RTN RTN 26 25 25 24 RTN RTN 24 RTN RTN 24 23 24 23 24 23 24 23 24 23 24 23 24 23 24 23 24 23 24 23 24 23 24 23 24 23 24 24 23 24 24 23 24 24 23 24 24 24 24 24 25 24 24 24 24 24 24 24 24 24 24	tor F) rcuit *1	







-	4-QTS-2020C March 2021	J A X A Parts Specification	Page	– G-i –
		APPENDIX G		
		PACKAGE CONFIGURATION		
G.1. G.2. G.3. G.3.1 G.3.2 G.3.3 G.3.4	Definition of Terms Definition of Packag External Leads Nur Dimensions Drawing Requirement	e Configuration mbering ents for Package Configuration tion Drawings		G-1 G-2 G-2 G-2 G-3

This document is the English version of JAXA QTS/ADS which was originally written and authorized in Japanese and carefully translated into English for international users. If any question arises as to the context or detailed description, it is strongly recommended to verify against the latest official Japanese version.

	JAXA-QTS-2020C 30 March 2021	J A X A Parts Specification	Page	– G-1 –
		APPENDIX G		
	F	PACKAGE CONFIGURATION		
G.1.	Scope			
		the requirements for package cor	figuration of hyb	rid ICs.
G.2.	Definition of Terms	ed in this appendix shall be as follo	)W/S	
	a) Shape			
	b) Package configuratio	a package excluding dimensions. n		
	The physical form of c) Base plane	a package including dimensions.		
	The reference plane, point of the package	parallel to the nominal seating pla	ne, containing th	e lowest
	d) Seating plane	·		
	mounting surface.	which designates the interface of t	ne case outline v	with the
	e) Flat package A package in which tl	ne base and top planes are flat an	d parallel and lea	ids are
		lane (refer to Figure G-1).		
	A tubular package wi	th external leads perpendicular to	• ·	e that is
	g) Index	nference of the body (refer to Figu	·	
	A reference mark suc external lead position	ch as a tab and notch that identifie	s the location of t	he first
	h) Index area The area in which all	or a portion of the index must be I	ocated	
	i) Dual in-line package			l to the
	side plane (refer to Fi	th leads arranged in two rows and igure G-3).	leads are vertica	
		Flat Package		plane are ting Plane
		Printed Wiring Board		
		Figure G-1. Flat package		



JAXA-QTS-2020C 30 March 2021	J A X A Parts Specification	Page	– G-3 –

- k Index dimension
- L External lead length
- Q Standoff height (the height from the seating plane to the base plane)
- S Distance between external leads and body edge
- α Angle of external leads spread

### G.3.3 Drawing Requirements for Package Configuration

For flat packages, front, top, and side views shall be provided in orthogonal projections. For cylindrical packages, front and bottom views shall be provided in orthogonal projections. For dual in-line packages, front, bottom and side views shall be provided in orthogonal projections. Dimension symbols (paragraph G.3.2) shall be shown in the drawings and actual dimensions (minimum, maximum or both) with corresponding symbols shall be provided in table format.

### G.3.4 Package Configuration Drawings

This section provides drawings of the typical package configurations as follows.

	Package configuration	Number of leads	Figure no.
	НА	16	Figure G-4.
	HB	32	Figure G-5.
	HC	34	Figure G-6.
	HD	68	Figure G-7.
Elat packagos	HE	40	Figure G-8.
Flat packages	HF	80	Figure G-9.
	HG	120	Figure G-10.
	HH	68	Figure G-11.
	HI	34	Figure G-12.
	HJ	52	Figure G-13.
Cylindrical packages	НМ	12	Figure G-14.
	DA	8	Figure G-15
Flat packages	DB	26	Figure G-16
Dual in-line packages	CA	14	Figure G-17
Flat packages	СВ	20	Figure G-18

JAXA-QTS-20200 30 March 2021	C		A X A Specification		Page	– G-4 –
	9	— E —		e s c		
		Dime	nsions	Unit:	mm	
	Symbol	Min.	Max.	Notes		
-	А	3.31	3.91			
	b	0.33	0.44	(2)		
-	С	0.22	0.28	(2)		
	D	25.25	25.55	(3)		
	D <sub>1</sub>	17.53	18.03			
	Е	25.25	25.55	(3)		
	е	2.54	STD	(4)		
	L	15.00	-			
	Q	1.37	1.68			
	S	3.66	3.96	(5)		

<sup>(1)</sup> Index location

- <sup>(2)</sup> Applicable to all leads. The maximum limit may be increased by 0.08mm when lead finish is a solder dip.
- <sup>(3)</sup> Dimension of the off-center lid and any metal overflow at sealing shall be included in the measurement.
- <sup>(4)</sup> The relative centerline spacing of all adjacent leads shall be within 2.54±0.25mm.

<sup>(5)</sup> Applicable to lead numbers 1, 8, 9 and 16.

Figure G-4. Package Configuration HA (16 leads)

	•		• >/ •			
JAXA-QTS-2020 30 March 2021			A X A Specification		Page	– G-5 –
30 Warch 2021		Parts c	specification			
		E				
h +				<u>→ </u>	=	
*				Unit: mn	n	
		Dime	nsions	Unit: mn		
*	Symbol	Dimer Min.	nsions Max.	Unit: mn	n	
*	Symbol					
*		Min.	Max.		n     	
*	A	Min. 3.31	Max. 3.91	Notes		
	A B	Min. 3.31 0.33	Max. 3.91 0.44	Notes (2)		
	A B C	Min. 3.31 0.33 0.22	Max. 3.91 0.44 0.28	Notes (2) (2)		
*	A B C D	Min. 3.31 0.33 0.22 25.25	Max. 3.91 0.44 0.28 25.55	Notes (2) (2)		
	A B C D D1	Min. 3.31 0.33 0.22 25.25 18.80 25.25	Max.           3.91           0.44           0.28           25.55           19.30	Notes (2) (2) (3)		

<sup>(1)</sup> Index location

<sup>(2)</sup> Applicable to all leads. The maximum limit may be increased by 0.08mm when lead finish is a solder dip.

1.68

3.32

(5)

- <sup>(3)</sup> Dimension of the off-center lid and any metal overflow at sealing shall be included in the measurement.
- <sup>(4)</sup> The relative centerline spacing of all adjacent leads shall be within 1.27±0.13mm.

1.37

3.02

<sup>(5)</sup> Applicable to lead numbers 1, 16, 17 and 32.

Q

S

# Figure G-5. Package Configuration HB (32 leads)

JAXA-QTS-2020			ΑΧΑ		Page	– G-6 –
30 March 2021		Parts S	Specification		- ago	00
				e s c		
				Unit: n	nm	
	Symbol	Dime	nsions	Notes		
	- Oymbol	Min.	Max.	10100		
	А	3.13	3.73			
	b	0.33	0.44	(2)		
	с	0.22	0.28	(2)		
	D	25.25	25.55	(3)		
	D <sub>1</sub>	20.07	20.57			
	E	25.25	25.55	(3)		
	е	1.27	STD	(4)		
	L	15.00	-			
	Q	1.54	1.86			

<sup>(1)</sup> Index location

- <sup>(2)</sup> Applicable to all leads. The maximum limit may be increased by 0.08mm when lead finish is a solder dip.
- <sup>(3)</sup> Dimension of the off-center lid and any metal overflow at sealing shall be included in the measurement.
- <sup>(4)</sup> The relative centerline spacing of all adjacent leads shall be within 1.27±0.13mm.
- <sup>(5)</sup> Applicable to lead numbers 1, 17, 18 and 34.

## Figure G-6. Package Configuration HC (34 leads)



<sup>(5)</sup> Applicable to lead numbers 1, 34, 35 and 68.

Figure G-7. Package Configuration HD (68 leads)



- <sup>(3)</sup> Dimension of the off-center lid and any metal overflow at sealing shall be included in the measurement.
- <sup>(4)</sup> The relative centerline spacing of all adjacent leads shall be within 2.54±0.25mm.
- <sup>(5)</sup> Applicable to lead numbers 1, 20, 21 and 40.

Figure G-8. Package Configuration HE (40 leads)



- <sup>(3)</sup> Dimension of the off-center lid and any metal overflow at sealing shall be included in the measurement.
- <sup>(4)</sup> The relative centerline spacing of all adjacent leads shall be within 1.27±0.13mm.
- <sup>(5)</sup> Applicable to lead numbers 1, 40, 41 and 80.

## Figure G-9. Package Configuration HF (80 leads)

JAXA-QTS-2020 30 March 2021			A X A Specification		Page	– G-10 –
		€E1	38 37	→ b e	S2	
				Unit:	Q = 	
	Symbol	Min.	Max.	Notes	6	
	Α	4.80	5.30			
	b	0.30	0.46	(2)		
	С	0.20	0.31	(2)		
	D	50.60	51.00	(3)		
	D <sub>1</sub>	45.54	45.90			
	E	50.60	51.00	(3)		
	E1	27.78	28.10			
	е		STD	(4)		
	L	15.00	-			
	Q	1.92	2.40			
	S <sub>1</sub>	11.26	11.60	(5)		
	S <sub>2</sub>	2.38	2.70	(6)		
Notes: <sup>(1)</sup> Index location <sup>(2)</sup> Applicable to all lea	ads. The ma	aximum limit	may be incr	eased b	y 0.08mm when	lead finish

- <sup>(5)</sup> Applicable to lead numbers 38, 60, 98 and 120.
  <sup>(6)</sup> Applicable to lead numbers 1, 37, 61 and 97.

# Figure G-10. Package Configuration HG (120 leads)

JAXA-QTS-2020C 30 March 2021			J A X A Parts Specification		Page	– G-1
		E				
	I			Unit: m	ım	
		Dime	nsions			
	Symbol	Min.	Max.	Notes		
	А	4.50	5.80			
	b	0.30	0.46	(2)		
	с	0.20	0.30	(2)		
	D	50.30	51.90	(3)		
	D <sub>1</sub>	41.66	42.16			
	E	31.80	33.00	(3)		
	е	1.27	STD	(4)		
	L	15.00	-			
	Q	1.45	2.05			
	S	4.09	5.10	(5)		
otes: Index location		1	1			

<sup>(4)</sup> The relative centerline spacing of all adjacent leads shall be within 1.27±0.13mm.

<sup>(5)</sup> Applicable to lead numbers 1, 34, 35 and 68.

Figure G-11. Package Configuration HH (68 leads)

JAXA-QTS-20 30 March 20			A X A Specification		Page	– G-12
		•——Е 18 34		b S	1	
	A			с	Įq	
	4			Unit:	<u>mm</u>	
	Symbol		nsions Max.	Unit: Notes		
		Min.	Max.			
	A	Min. 4.50	Max. 5.80			
	A b	Min. 4.50 0.30	Max. 5.80 0.46	Notes		
	A	Min. 4.50 0.30 0.20	Max. 5.80 0.46 0.30	Notes (2)		
	A b c	Min. 4.50 0.30 0.20 26.90	Max. 5.80 0.46	(2) (2)		
	A b c D	Min. 4.50 0.30 0.20	Max. 5.80 0.46 0.30 28.10	(2) (2)		
	A b c D D1	Min. 4.50 0.30 0.20 26.90 20.07 31.80	Max. 5.80 0.46 0.30 28.10 20.57	(2) (2) (3)		
	A b c D D1 E	Min. 4.50 0.30 0.20 26.90 20.07 31.80	Max. 5.80 0.46 0.30 28.10 20.57 33.00	(2) (2) (3) (3)		
	A b c D D1 E e	Min. 4.50 0.30 0.20 26.90 20.07 31.80 1.27	Max. 5.80 0.46 0.30 28.10 20.57 33.00 STD	(2) (2) (3) (3)		

<sup>(1)</sup> Index location

- <sup>(2)</sup> Applicable to all leads. The maximum limit may be increased by 0.08mm when lead finish is a solder dip.
- <sup>(3)</sup> Dimension of the off-center lid and any metal overflow at sealing shall be included in the measurement.
- <sup>(4)</sup> The relative centerline spacing of all adjacent leads shall be within 1.27±0.13mm.

<sup>(5)</sup> Applicable to lead numbers 1, 17, 18 and 34.

Figure G-12. Package Configuration HI (34 leads)

JAXA-QTS-2020C 30 March 2021		J A X A Parts Specification			Page	– G-13
_	D A	E				
-	•			<del>-</del>		
		Dime	nsions	Unit: m		
	Symbol	Min.	Max.	Notes		
	A	4.50	5.80			
	b	0.30	0.46	(2)		
	с	0.20	0.30	(2)		
	D	38.65	40.05	(3)		
	D1	31.50	32.00			
	E	31.80	33.00	(3)		
	е	1.27	STD	(4)		
	L	15.00	-			
	Q	1.45	2.05			
	S	3.29	4.31	(5)		
lotes: <sup>!)</sup> Index location <sup>?)</sup> Applicable to all lea	ads. The ma	aximum limit	may be inc	reased by	0.08mm when	lead finis

- $^{\rm (4)}$  The relative centerline spacing of all adjacent leads shall be within 1.27±0.13mm.
- <sup>(5)</sup> Applicable to lead numbers 1, 26, 27 and 52.

## Figure G-13. Package Configuration HJ (52 leads)



<sup>(1)</sup> Applicable to all leads.

- <sup>(2)</sup> Φb applies between L<sub>1</sub> or L<sub>2</sub> from the reference plane. Φb<sub>1</sub> applies between L<sub>2</sub> and 12.70mm from the reference plane. The maximum limit may be increased by 0.08mm when lead finish is a solder dip. If not specified as above, the control of lead diameter is not necessary.
- <sup>(3)</sup> All leads shall be positioned within 0.84mm in diameter from the center of the geometric arrangement shown in the drawings on the gauge plane, 1.37<sup>+0.03</sup><sub>0.00</sub> mm below the base plane of the package.
- $^{(4)}$  K<sub>1</sub> is obtained by measuring the value of  $\Phi D$  + K<sub>1</sub> and arithmetically subtracting the maximum value of  $\Phi D.$

#### Figure G-14. Package Configuration HM (12 leads)

JAXA-QTS-2020 30 March 2021		J A X A Parts Specification			Page	– G-15 –
D <sub>3</sub> D						
	Symbol	Dimer Min.	nsions Max.	Unit: Note:		
	A	_	17.00			
	B	0.90	1.10			
	Φb	0.90	1.10	(2)		
	D	57.80	58.20	(3)		
	D <sub>1-1</sub>	10.06	10.26			
	D1-2	20.22	20.42			
	D2	67.90	68.10			
	D3	-	78.20			
	E	39.80	40.20	(3)		
	E1	29.90	30.10			
	E2	9.90	10.10			
	е	5.08 STD		(4)		
	L	14.50	-			
	Q	13.05	13.45			
	S	10.70	11.30	(5)		
	S1	11.70	12.30	(6)		
	Φ	3.50	3.70			

<sup>(1)</sup> Index location

<sup>(2)</sup> Applicable to all leads.

<sup>(3)</sup> Dimension of the off-center lid and any metal overflow produced during the sealing process shall be included in the measurement.

<sup>(4)</sup> The relative centerline spacing of all adjacent leads shall be within 5.08±0.1mm.

<sup>(5)</sup> Applicable to lead number 1.

<sup>(6)</sup> Applicable to lead number 4.

## Figure G-15. Package Configuration DA (8 leads)



\* Weight: 7.2g (Max.)

Notes:

<sup>(1)</sup> Index location

<sup>(2)</sup> Applicable to all leads.

<sup>(3)</sup> Dimension of the off-center lid and any metal overflow produced during the sealing process shall be included in the measurement.

 $^{(4)}$  The relative centerline spacing of all adjacent leads shall be within 1.27±0.13mm.

<sup>(5)</sup> Applicable to lead number 1, 13, 14 and 26.

### Figure G-16. Package Configuration DB (26 leads)

JAXA-QTS-20200	<b>`</b>	I	AXA				
30 March 2021			Specification		Page	– G-17 –	
		r arts c	pecification				
(1)	E1 E	5					
#1		#7					
<u>↓</u> → + + + + + + + + + + + + +			- 02				
		7		Unit:	mm		
	Sumbol	Dimen	sions <sup>(5)</sup>	Notes			
	Symbol	Min.	Max.	Notes	5		
	А	4.5	5.1				
	A1	(0	.8)	(5)			
	b	0.35	0.55	(3)			
	С	(1	.8)	(5)			
	D	12.0	13.0	(4)			
	D1	10.4	11.0				
	D2	7.32	7.92				
	D3	(3	.2)				
	E	19.6	20.6	(4)			
	E1	18.1	18.7				
	E2	14.94	15.54				
	E3 (12.7)						
	е	2.54 STD					
	L	5.85	6.85				

<sup>(1)</sup> Index location

<sup>(2)</sup> Applicable to all leads.

<sup>(3)</sup> Dimension of the off-center lid and any metal overflow produced during the sealing process shall be included in the measurement.

<sup>(4)</sup> The relative centerline spacing of all adjacent leads shall be within 2.54±0.25mm.

<sup>(5)</sup> Applicable to all standoffs.

## Figure G-17. Package Configuration CA (14 pin DIP)



<sup>(1)</sup> Index location

<sup>(2)</sup> Applicable to all leads.

L

<sup>(3)</sup> Dimension of the off-center lid and any metal overflow produced during the sealing process shall be included in the measurement.

12.7

-

<sup>(4)</sup> The relative centerline spacing of all adjacent leads shall be within 1.27±0.13mm.

## Figure G-18. Package Configuration CB (20 lead flat package)

JAXA-QTS-2020C 30 March 2021	J A X A Parts Specification	Page	— Z-i —				
PROCEDURE AFTER REVISION OF JAXA-QTS-2020							

This document is the English version of JAXA QTS/ADS which was originally written and authorized in Japanese and carefully translated into English for international users. If any question arises as to the context or detailed description, it is strongly recommended to verify against the latest official Japanese version.

## APPENDIX Z

## PROCEDURE AFTER REVISION OF JAXA-QTS-2020

The transition period from JAXA-QTS-2020B and JAXA-QTS-2025 shall be one year from the established date of JAXA-QTS-2020C.

QML manufacturer and user shall coordinate with JAXA about transitional procedure.